##############################################################################
#                                                                            #
# IAR ARM ANSI C/C++ Compiler V4.30A/W32 KICKSTART     02/Nov/2005  14:50:48 #
# Copyright 1999-2005 IAR Systems. All rights reserved.                      #
#                                                                            #
#    Cpu mode        =  interwork                                            #
#    Endian          =  little                                               #
#    Stack alignment =  4                                                    #
#    Source file     =  E:\SAM7X\AT91SAM7X256-CAN-IAR4_30A-1_2\AT91SAM7X-Int #
#                       errupt\compil\SrcIAR\Cstartup_SAM7.c                 #
#    Command line    =  E:\SAM7X\AT91SAM7X256-CAN-IAR4_30A-1_2\AT91SAM7X-Int #
#                       errupt\compil\SrcIAR\Cstartup_SAM7.c -lC             #
#                       E:\SAM7X\AT91SAM7X256-CAN-IAR4_30A-1_2\AT91SAM7X-Int #
#                       errupt\compil\FLASH_FLASH\List\ -o                   #
#                       E:\SAM7X\AT91SAM7X256-CAN-IAR4_30A-1_2\AT91SAM7X-Int #
#                       errupt\compil\FLASH_FLASH\Obj\ -z9 --debug           #
#                       --cpu_mode thumb --endian little --cpu ARM7TDMI      #
#                       --stack_align 4 --interwork -e --fpu None            #
#                       --dlib_config "D:\Program Files\IAR                  #
#                       Systems\Embedded Workbench 4.0                       #
#                       Kickstart\arm\LIB\dl4tptinl8n.h" -I                  #
#                       E:\SAM7X\AT91SAM7X256-CAN-IAR4_30A-1_2\AT91SAM7X-Int #
#                       errupt\compil\srcIAR\ -I E:\SAM7X\AT91SAM7X256-CAN-I #
#                       AR4_30A-1_2\AT91SAM7X-Interrupt\compil\..\src\ -I    #
#                       E:\SAM7X\AT91SAM7X256-CAN-IAR4_30A-1_2\AT91SAM7X-Int #
#                       errupt\compil\..\..\ -I "D:\Program Files\IAR        #
#                       Systems\Embedded Workbench 4.0 Kickstart\arm\INC\"   #
#    List file       =  E:\SAM7X\AT91SAM7X256-CAN-IAR4_30A-1_2\AT91SAM7X-Int #
#                       errupt\compil\FLASH_FLASH\List\Cstartup_SAM7.lst     #
#    Object file     =  E:\SAM7X\AT91SAM7X256-CAN-IAR4_30A-1_2\AT91SAM7X-Int #
#                       errupt\compil\FLASH_FLASH\Obj\Cstartup_SAM7.r79      #
#                                                                            #
#                                                                            #
##############################################################################

E:\SAM7X\AT91SAM7X256-CAN-IAR4_30A-1_2\AT91SAM7X-Interrupt\compil\SrcIAR\Cstartup_SAM7.c
      1          // ----------------------------------------------------------------------------
      2          //         ATMEL Microcontroller Software Support  -  ROUSSET  -
      3          // ----------------------------------------------------------------------------
      4          // DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
      5          // IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
      6          // MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
      7          // DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
      8          // INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
      9          // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
     10          // OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
     11          // LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
     12          // NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
     13          // EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     14          // ----------------------------------------------------------------------------
     15          // File Name           : Cstartup_SAM7.c
     16          // Object              : Low level initialisations written in C for IAR Tools
     17          // Creation            : FBr   01-Sep-2005
     18          // 1.0 08-Sep-2005 JPP : Suppress Reset
     19          // ----------------------------------------------------------------------------
     20          
     21          #include "project.h"
     22          
     23          // The following functions must be write in ARM mode this function called directly by exception vector
     24          extern void AT91F_Spurious_handler(void);
     25          extern void AT91F_Default_IRQ_handler(void);
     26          extern void AT91F_Default_FIQ_handler(void);
     27          
     28          //*----------------------------------------------------------------------------
     29          //* \fn    AT91F_LowLevelInit
     30          //* \brief This function performs very low level HW initialization
     31          //*        this function can use a Stack, depending the compilation
     32          //*        optimization mode
     33          //*----------------------------------------------------------------------------

   \                                 In segment CODE, align 4, keep-with-next
     34          void AT91F_LowLevelInit(void)
     35          {
   \                     AT91F_LowLevelInit:
   \   00000000   10B5               PUSH        {R4,LR}
     36              unsigned char i;
     37              /////////////////////////////////////////////////////////////////////////////////////////////////////
     38              // EFC Init
     39              /////////////////////////////////////////////////////////////////////////////////////////////////////
     40              AT91C_BASE_MC->MC_FMR = AT91C_MC_FWS_1FWS;      // 1 Wait State necessary to work at 48MHz
   \   00000002   9F20               MOV         R0,#+0x9F
   \   00000004   C043               MVN         R0,R0              ;; #-160
   \   00000006   8021               MOV         R1,#+0x80
   \   00000008   4900               LSL         R1,R1,#+0x1        ;; #+0x100
   \   0000000A   0160               STR         R1,[R0, #+0]
     41          
     42              /////////////////////////////////////////////////////////////////////////////////////////////////////
     43              // Init PMC Step 1. Enable Main Oscillator
     44              // Main Oscillator startup time is board specific:
     45              // Main Oscillator Startup Time worst case (3MHz) corresponds to 15ms (0x40 for AT91C_CKGR_OSCOUNT field)
     46              /////////////////////////////////////////////////////////////////////////////////////////////////////
     47              AT91C_BASE_PMC->PMC_MOR = (( AT91C_CKGR_OSCOUNT & (0x40 <<8) | AT91C_CKGR_MOSCEN ));
   \   0000000C   1948               LDR         R0,??AT91F_LowLevelInit_0  ;; 0xfffffc20
   \   0000000E   1A49               LDR         R1,??AT91F_LowLevelInit_0+0x4  ;; 0x4001
   \   00000010   0160               STR         R1,[R0, #+0]
   \   00000012   1A48               LDR         R0,??AT91F_LowLevelInit_0+0x8  ;; 0xfffffc68
     48              // Wait Main Oscillator stabilization
     49              while(!(AT91C_BASE_PMC->PMC_SR & AT91C_PMC_MOSCS));
   \                     ??AT91F_LowLevelInit_1:
   \   00000014   0168               LDR         R1,[R0, #+0]
   \   00000016   C907               LSL         R1,R1,#+0x1F
   \   00000018   FCD5               BPL         ??AT91F_LowLevelInit_1
     50          
     51              /////////////////////////////////////////////////////////////////////////////////////////////////////
     52              // Init PMC Step 2.
     53              // Set PLL to 96MHz (96,109MHz) and UDP Clock to 48MHz
     54              // PLL Startup time depends on PLL RC filter: worst case is choosen
     55              // UDP Clock (48,058MHz) is compliant with the Universal Serial Bus Specification (+/- 0.25% for full speed)
     56              /////////////////////////////////////////////////////////////////////////////////////////////////////
     57              AT91C_BASE_PMC->PMC_PLLR = AT91C_CKGR_USBDIV_1 | AT91C_CKGR_OUT_0 | AT91C_CKGR_PLLCOUNT |
     58                (AT91C_CKGR_MUL & (72 << 16)) | (AT91C_CKGR_DIV & 14);
   \   0000001A   1949               LDR         R1,??AT91F_LowLevelInit_0+0xC  ;; 0xfffffc2c
   \   0000001C   194A               LDR         R2,??AT91F_LowLevelInit_0+0x10  ;; 0x10483f0e
   \   0000001E   0A60               STR         R2,[R1, #+0]
     59              // Wait for PLL stabilization