?? c8051f020.lst
字號:
C51 COMPILER V8.08 C8051F020 02/10/2009 22:47:40 PAGE 1
C51 COMPILER V8.08, COMPILATION OF MODULE C8051F020
NO OBJECT MODULE REQUESTED
COMPILER INVOKED BY: C:\SiLabs\MCU\IDEfiles\C51\BIN\C51.exe c8051F020.h DB OE BR
line level source
*** WARNING C500 IN LINE 1 OF C8051F020.H: MISSING LICENSE ID CODE (LIC) IN 'TOOLS.INI'
1 /*---------------------------------------------------------------------------
2 ; Copyright (C) 2001 CYGNAL INTEGRATED PRODUCTS, INC.
3 ; All rights reserved.
4 ;
5 ;
6 ; FILE NAME : C8051F020.H
7 ; TARGET MCUs : C8051F020, 'F021, 'F022, 'F023
8 ; DESCRIPTION : Register/bit definitions for the C8051F02x product family.
9 ;
10 ; REVISION 1.1
11 ;
12 ;---------------------------------------------------------------------------*/
13
14 /* BYTE Registers */
15 sfr P0 = 0x80; /* PORT 0 */
16 sfr SP = 0x81; /* STACK POINTER */
17 sfr DPL = 0x82; /* DATA POINTER - LOW BYTE */
18 sfr DPH = 0x83; /* DATA POINTER - HIGH BYTE */
19 sfr P4 = 0x84; /* PORT 4 */
20 sfr P5 = 0x85; /* PORT 5 */
21 sfr P6 = 0x86; /* PORT 6 */
22 sfr PCON = 0x87; /* POWER CONTROL */
23 sfr TCON = 0x88; /* TIMER CONTROL */
24 sfr TMOD = 0x89; /* TIMER MODE */
25 sfr TL0 = 0x8A; /* TIMER 0 - LOW BYTE */
26 sfr TL1 = 0x8B; /* TIMER 1 - LOW BYTE */
27 sfr TH0 = 0x8C; /* TIMER 0 - HIGH BYTE */
28 sfr TH1 = 0x8D; /* TIMER 1 - HIGH BYTE */
29 sfr CKCON = 0x8E; /* CLOCK CONTROL */
30 sfr PSCTL = 0x8F; /* PROGRAM STORE R/W CONTROL */
31 sfr P1 = 0x90; /* PORT 1 */
32 sfr TMR3CN = 0x91; /* TIMER 3 CONTROL */
33 sfr TMR3RLL = 0x92; /* TIMER 3 RELOAD REGISTER - LOW BYTE */
34 sfr TMR3RLH = 0x93; /* TIMER 3 RELOAD REGISTER - HIGH BYTE */
35 sfr TMR3L = 0x94; /* TIMER 3 - LOW BYTE */
36 sfr TMR3H = 0x95; /* TIMER 3 - HIGH BYTE */
37 sfr P7 = 0x96; /* PORT 7 */
38 sfr SCON0 = 0x98; /* SERIAL PORT 0 CONTROL */
39 sfr SBUF0 = 0x99; /* SERIAL PORT 0 BUFFER */
40 sfr SPI0CFG = 0x9A; /* SERIAL PERIPHERAL INTERFACE 0 CONFIGURATION */
41 sfr SPI0DAT = 0x9B; /* SERIAL PERIPHERAL INTERFACE 0 DATA */
42 sfr ADC1 = 0x9C; /* ADC 1 DATA */
43 sfr SPI0CKR = 0x9D; /* SERIAL PERIPHERAL INTERFACE 0 CLOCK RATE CONTROL */
44 sfr CPT0CN = 0x9E; /* COMPARATOR 0 CONTROL */
45 sfr CPT1CN = 0x9F; /* COMPARATOR 1 CONTROL */
46 sfr P2 = 0xA0; /* PORT 2 */
47 sfr EMI0TC = 0xA1; /* EMIF TIMING CONTROL */
48 sfr EMI0CF = 0xA3; /* EXTERNAL MEMORY INTERFACE (EMIF) CONFIGURATION */
49 sfr P0MDOUT = 0xA4; /* PORT 0 OUTPUT MODE CONFIGURATION */
50 sfr P1MDOUT = 0xA5; /* PORT 1 OUTPUT MODE CONFIGURATION */
51 sfr P2MDOUT = 0xA6; /* PORT 2 OUTPUT MODE CONFIGURATION */
52 sfr P3MDOUT = 0xA7; /* PORT 3 OUTPUT MODE CONFIGURATION */
53 sfr IE = 0xA8; /* INTERRUPT ENABLE */
54 sfr SADDR0 = 0xA9; /* SERIAL PORT 0 SLAVE ADDRESS */
C51 COMPILER V8.08 C8051F020 02/10/2009 22:47:40 PAGE 2
55 sfr ADC1CN = 0xAA; /* ADC 1 CONTROL */
56 sfr ADC1CF = 0xAB; /* ADC 1 ANALOG MUX CONFIGURATION */
57 sfr AMX1SL = 0xAC; /* ADC 1 ANALOG MUX CHANNEL SELECT */
58 sfr P3IF = 0xAD; /* PORT 3 EXTERNAL INTERRUPT FLAGS */
59 sfr SADEN1 = 0xAE; /* SERIAL PORT 1 SLAVE ADDRESS MASK */
60 sfr EMI0CN = 0xAF; /* EXTERNAL MEMORY INTERFACE CONTROL */
61 sfr P3 = 0xB0; /* PORT 3 */
62 sfr OSCXCN = 0xB1; /* EXTERNAL OSCILLATOR CONTROL */
63 sfr OSCICN = 0xB2; /* INTERNAL OSCILLATOR CONTROL */
64 sfr P74OUT = 0xB5; /* PORTS 4 - 7 OUTPUT MODE */
65 sfr FLSCL = 0xB6; /* FLASH MEMORY TIMING PRESCALER */
66 sfr FLACL = 0xB7; /* FLASH ACESS LIMIT */
67 sfr IP = 0xB8; /* INTERRUPT PRIORITY */
68 sfr SADEN0 = 0xB9; /* SERIAL PORT 0 SLAVE ADDRESS MASK */
69 sfr AMX0CF = 0xBA; /* ADC 0 MUX CONFIGURATION */
70 sfr AMX0SL = 0xBB; /* ADC 0 MUX CHANNEL SELECTION */
71 sfr ADC0CF = 0xBC; /* ADC 0 CONFIGURATION */
72 sfr P1MDIN = 0xBD; /* PORT 1 INPUT MODE */
73 sfr ADC0L = 0xBE; /* ADC 0 DATA - LOW BYTE */
74 sfr ADC0H = 0xBF; /* ADC 0 DATA - HIGH BYTE */
75 sfr SMB0CN = 0xC0; /* SMBUS 0 CONTROL */
76 sfr SMB0STA = 0xC1; /* SMBUS 0 STATUS */
77 sfr SMB0DAT = 0xC2; /* SMBUS 0 DATA */
78 sfr SMB0ADR = 0xC3; /* SMBUS 0 SLAVE ADDRESS */
79 sfr ADC0GTL = 0xC4; /* ADC 0 GREATER-THAN REGISTER - LOW BYTE */
80 sfr ADC0GTH = 0xC5; /* ADC 0 GREATER-THAN REGISTER - HIGH BYTE */
81 sfr ADC0LTL = 0xC6; /* ADC 0 LESS-THAN REGISTER - LOW BYTE */
82 sfr ADC0LTH = 0xC7; /* ADC 0 LESS-THAN REGISTER - HIGH BYTE */
83 sfr T2CON = 0xC8; /* TIMER 2 CONTROL */
84 sfr T4CON = 0xC9; /* TIMER 4 CONTROL */
85 sfr RCAP2L = 0xCA; /* TIMER 2 CAPTURE REGISTER - LOW BYTE */
86 sfr RCAP2H = 0xCB; /* TIMER 2 CAPTURE REGISTER - HIGH BYTE */
87 sfr TL2 = 0xCC; /* TIMER 2 - LOW BYTE */
88 sfr TH2 = 0xCD; /* TIMER 2 - HIGH BYTE */
89 sfr SMB0CR = 0xCF; /* SMBUS 0 CLOCK RATE */
90 sfr PSW = 0xD0; /* PROGRAM STATUS WORD */
91 sfr REF0CN = 0xD1; /* VOLTAGE REFERENCE 0 CONTROL */
92 sfr DAC0L = 0xD2; /* DAC 0 REGISTER - LOW BYTE */
93 sfr DAC0H = 0xD3; /* DAC 0 REGISTER - HIGH BYTE */
94 sfr DAC0CN = 0xD4; /* DAC 0 CONTROL */
95 sfr DAC1L = 0xD5; /* DAC 1 REGISTER - LOW BYTE */
96 sfr DAC1H = 0xD6; /* DAC 1 REGISTER - HIGH BYTE */
97 sfr DAC1CN = 0xD7; /* DAC 1 CONTROL */
98 sfr PCA0CN = 0xD8; /* PCA 0 COUNTER CONTROL */
99 sfr PCA0MD = 0xD9; /* PCA 0 COUNTER MODE */
100 sfr PCA0CPM0 = 0xDA; /* CONTROL REGISTER FOR PCA 0 MODULE 0 */
101 sfr PCA0CPM1 = 0xDB; /* CONTROL REGISTER FOR PCA 0 MODULE 1 */
102 sfr PCA0CPM2 = 0xDC; /* CONTROL REGISTER FOR PCA 0 MODULE 2 */
103 sfr PCA0CPM3 = 0xDD; /* CONTROL REGISTER FOR PCA 0 MODULE 3 */
104 sfr PCA0CPM4 = 0xDE; /* CONTROL REGISTER FOR PCA 0 MODULE 4 */
105 sfr ACC = 0xE0; /* ACCUMULATOR */
106 sfr XBR0 = 0xE1; /* DIGITAL CROSSBAR CONFIGURATION REGISTER 0 */
107 sfr XBR1 = 0xE2; /* DIGITAL CROSSBAR CONFIGURATION REGISTER 1 */
108 sfr XBR2 = 0xE3; /* DIGITAL CROSSBAR CONFIGURATION REGISTER 2 */
109 sfr RCAP4L = 0xE4; /* TIMER 4 CAPTURE REGISTER - LOW BYTE */
110 sfr RCAP4H = 0xE5; /* TIMER 4 CAPTURE REGISTER - HIGH BYTE */
111 sfr EIE1 = 0xE6; /* EXTERNAL INTERRUPT ENABLE 1 */
112 sfr EIE2 = 0xE7; /* EXTERNAL INTERRUPT ENABLE 2 */
113 sfr ADC0CN = 0xE8; /* ADC 0 CONTROL */
114 sfr PCA0L = 0xE9; /* PCA 0 TIMER - LOW BYTE */
115 sfr PCA0CPL0 = 0xEA; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - LOW BYTE */
116 sfr PCA0CPL1 = 0xEB; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - LOW BYTE */
C51 COMPILER V8.08 C8051F020 02/10/2009 22:47:40 PAGE 3
117 sfr PCA0CPL2 = 0xEC; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - LOW BYTE */
118 sfr PCA0CPL3 = 0xED; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - LOW BYTE */
119 sfr PCA0CPL4 = 0xEE; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - LOW BYTE */
120 sfr RSTSRC = 0xEF; /* RESET SOURCE */
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -