?? c8051f410.h
字號(hào):
//-----------------------------------------------------------------------------
// C8051F410.h
//-----------------------------------------------------------------------------
// Copyright 2005 Silicon Laboratories, Inc.
// http://www.silabs.com
//
// Program Description:
//
// Register/bit definitions for the C8051F41x product family.
//
//
// FID: 41X000002
// Target: C8051F410, F411, F412, F413
// Tool chain: Keil
// Command Line: None
//
//
// Release 1.0
// -Initial Release (GP, PKC)
// -26 JAN 2006
//
//-----------------------------------------------------------------------------
// Header File Preprocessor Directive
//-----------------------------------------------------------------------------
#ifndef C8051F410_H
#define C8051F410_H
//-----------------------------------------------------------------------------
// Byte Registers
//-----------------------------------------------------------------------------
sfr P0 = 0x80; // Port 0 latch
sfr SP = 0x81; // Stack pointer
sfr DPL = 0x82; // Data pointer low
sfr DPH = 0x83; // Data pointer high
sfr CRC0CN = 0x84; // CRC0 control
sfr CRC0IN = 0x85; // CRC0 input data
sfr CRC0DAT = 0x86; // CRC0 output data
sfr PCON = 0x87; // Power control
sfr TCON = 0x88; // Timer/counter control
sfr TMOD = 0x89; // Timer/counter mode
sfr TL0 = 0x8A; // Timer/counter 0 low
sfr TL1 = 0x8B; // Timer/counter 1 low
sfr TH0 = 0x8C; // Timer/counter 0 high
sfr TH1 = 0x8D; // Timer/counter 1 high
sfr CKCON = 0x8E; // Clock control
sfr PSCTL = 0x8F; // Program store R/W control
sfr P1 = 0x90; // Port 1 latch
sfr TMR3CN = 0x91; // Timer/counter 3 control
sfr TMR3RLL = 0x92; // Timer/counter 3 reload low
sfr TMR3RLH = 0x93; // Timer/counter 3 reload high
sfr TMR3L = 0x94; // Timer/counter 3 low
sfr TMR3H = 0x95; // Timer/counter 3 high
sfr IDA0L = 0x96; // Current mode DAC0 low
sfr IDA0H = 0x97; // Current mode DAC0 high
sfr SCON0 = 0x98; // UART0 control
sfr SBUF0 = 0x99; // UART0 data buffer
sfr CPT1CN = 0x9A; // Comparator1 control
sfr CPT0CN = 0x9B; // Comparator0 control
sfr CPT1MD = 0x9C; // Comparator1 mode selection
sfr CPT0MD = 0x9D; // Comparator0 mode selection
sfr CPT1MX = 0x9E; // Comparator1 mux selection
sfr CPT0MX = 0x9F; // Comparator0 mux selection
sfr P2 = 0xA0; // Port 2 latch
sfr SPI0CFG = 0xA1; // SPI0 configuration
sfr SPI0CKR = 0xA2; // SPI0 clock rate control
sfr SPI0DAT = 0xA3; // SPI0 data
sfr P0MDOUT = 0xA4; // Port 0 output mode configuration
sfr P1MDOUT = 0xA5; // Port 1 output mode configuration
sfr P2MDOUT = 0xA6; // Port 2 output mode configuration
sfr IE = 0xA8; // Interrupt enable
sfr CLKSEL = 0xA9; // Clock select
sfr EMI0CN = 0xAA; // External memory interface control
sfr CLKMUL = 0xAB; // Clock multiplier
sfr RTC0ADR = 0xAC; // RTC0 address
sfr RTC0DAT = 0xAD; // RTC0 data
sfr RTC0KEY = 0xAE; // RTC0 lock and key
sfr ONESHOT = 0xAF; // Flash oneshot timing
sfr P0ODEN = 0xB0; // Port0 Hi-Z overdrive mode enable
sfr OSCXCN = 0xB1; // External oscillator control
sfr OSCICN = 0xB2; // Internal oscillator control
sfr OSCICL = 0xB3; // Internal oscillator calibration
sfr IDA1CN = 0xB5; // Current mode DAC1 control
sfr FLSCL = 0xB6; // Flash scale
sfr FLKEY = 0xB7; // Flash lock and key
sfr IP = 0xB8; // Interrupt priority
sfr IDA0CN = 0xB9; // Current mode DAC0 control
sfr ADC0TK = 0xBA; // ADC0 tracking
sfr ADC0MX = 0xBB; // ADC0 mux
sfr ADC0CF = 0xBC; // ADC0 configuration
sfr ADC0L = 0xBD; // ADC0 data low
sfr ADC0H = 0xBE; // ADC0 data high
sfr P1MASK = 0xBF; // Port1 mask
sfr SMB0CN = 0xC0; // SMBus0 control
sfr SMB0CF = 0xC1; // SMBus0 configuration
sfr SMB0DAT = 0xC2; // SMBus0 data
sfr ADC0GTL = 0xC3; // ADC0 window greater than low byte
sfr ADC0GTH = 0xC4; // ADC0 window greater than high byte
sfr ADC0LTL = 0xC5; // ADC0 window less than low byte
sfr ADC0LTH = 0xC6; // ADC0 window less than high byte
sfr P0MASK = 0xC7; // Port0 mask
sfr TMR2CN = 0xC8; // Timer/counter 2 control
sfr REG0CN = 0xC9; // Voltage regulator control
sfr TMR2RLL = 0xCA; // Timer/counter 2 reload low
sfr TMR2RLH = 0xCB; // Timer/counter 2 reload high
sfr TMR2L = 0xCC; // Timer/counter 2 low
sfr TMR2H = 0xCD; // Timer/counter 2 high
sfr PCA0CPM5 = 0xCE; // PCA0 module 5 mode
sfr P1MAT = 0xCF; // Port1 match
sfr PSW = 0xD0; // Program status word
sfr REF0CN = 0xD1; // Voltage reference control
sfr PCA0CPL5 = 0xD2; // PCA0 module 5 low
sfr PCA0CPH5 = 0xD3; // PCA0 module 5 high
sfr P0SKIP = 0xD4; // Port 0 skip
sfr P1SKIP = 0xD5; // Port 1 skip
sfr P2SKIP = 0xD6; // Port 2 skip
sfr P0MAT = 0xD7; // Port 0 match
sfr PCA0CN = 0xD8; // PCA0 control
sfr PCA0MD = 0xD9; // PCA0 mode
sfr PCA0CPM0 = 0xDA; // PCA0 module 0 mode
sfr PCA0CPM1 = 0xDB; // PCA0 module 1 mode
sfr PCA0CPM2 = 0xDC; // PCA0 module 2 mode
sfr PCA0CPM3 = 0xDD; // PCA0 module 3 mode
sfr PCA0CPM4 = 0xDE; // PCA0 module 4 mode
sfr CRC0FLIP = 0xDF; // CRC0 bit flip
sfr ACC = 0xE0; // Accumulator
sfr XBR0 = 0xE1; // Port I/O crossbar control 0
sfr XBR1 = 0xE2; // Port I/O crossbar control 1
sfr PFE0CN = 0xE3; // Prefetch engine control
sfr IT01CF = 0xE4; // INT0/INT1 configuration
sfr EIE1 = 0xE6; // Extended interrupt enable 1
sfr EIE2 = 0xE7; // Extended interrupt enable 2
sfr ADC0CN = 0xE8; // ADC0 control
sfr PCA0CPL1 = 0xE9; // PCA0 module 1 capture low
sfr PCA0CPH1 = 0xEA; // PCA0 module 1 capture high
sfr PCA0CPL2 = 0xEB; // PCA0 module 2 capture low
sfr PCA0CPH2 = 0xEC; // PCA0 module 2 capture high
sfr PCA0CPL3 = 0xED; // PCA0 module 3 capture low
sfr PCA0CPH3 = 0xEE; // PCA0 module 3 capture high
sfr RSTSRC = 0xEF; // Reset source configuration/status
sfr B = 0xF0; // B register
sfr P0MDIN = 0xF1; // Port 0 input mode configuration
sfr P1MDIN = 0xF2; // Port 1 input mode configuration
sfr P2MDIN = 0xF3; // Port 2 input mode configuration
sfr IDA1L = 0xF4; // Current mode DAC1 data low
sfr IDA1H = 0xF5; // Current mode DAC1 data high
?? 快捷鍵說明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號(hào)
Ctrl + =
減小字號(hào)
Ctrl + -