?? test_div.sim.rpt
字號:
The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[3] ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[3] ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[2] ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[2] ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|quotient[2]~713 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|quotient[2]~713 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[1] ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[1] ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|quotient[1]~714 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|quotient[1]~714 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[0] ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[0] ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[0] ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[0]~COUT ; cout0 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[0] ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder_4|add_sub_cella[0]~COUTCOUT1_282 ; cout1 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~196 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~196 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|quotient[0]~715 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|quotient[0]~715 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_oac:adder|add_sub_cella[0]~621 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_oac:adder|add_sub_cella[0]~621 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~198 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~198 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~198 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~199 ; cout0 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~47 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~47 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder1|add_sub_cella[1]~1013 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_g6f:compl_adder1|add_sub_cella[1]~1013 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~71 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~71 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~95 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~95 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~107 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~107 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~119 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~119 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~119 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~120COUT1_179 ; cout1 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~131 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~131 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~131 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~132 ; cout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~143 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~143 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~179 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~179 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|StageOut[221]~4590 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|StageOut[221]~4590 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~191 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~191 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~191 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~192 ; cout0 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|StageOut[238]~4591 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|StageOut[238]~4591 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|StageOut[255]~4592 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|StageOut[255]~4592 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_oac:adder|add_sub_cella[0]~623 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_oac:adder|add_sub_cella[0]~623 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_oac:adder|add_sub_cella[0]~624 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_oac:adder|add_sub_cella[0]~624 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_oac:adder|add_sub_cella[0]~624 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|add_sub_oac:adder|add_sub_cella[0]~625COUT1_729 ; cout1 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~200 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~200 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~200 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~201 ; cout0 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~61 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~61 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~97 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~97 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~121 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~121 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~133 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~133 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~133 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~134 ; cout0 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~133 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~134COUT1_193 ; cout1 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~145 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~145 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~145 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~146 ; cout0 ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~169 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~169 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~181 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~181 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|StageOut[220]~4605 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|StageOut[220]~4605 ; combout ;
; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~193 ; |test_div|divide0:inst|lpm_divide:lpm_divide_component|lpm_divide_q8p:auto_generated|sign_div_unsign_79h:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~193 ; combout ;
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -