/* Print mips instructions for GDB, the GNU debugger, or for objdump.   Copyright 1989, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,   2000, 2001, 2002, 2003   Free Software Foundation, Inc.   Contributed by Nobuyuki Hikichi(hikichi@sra.co.jp).This file is part of GDB, GAS, and the GNU binutils.This program is free software; you can redistribute it and/or modifyit under the terms of the GNU General Public License as published bythe Free Software Foundation; either version 2 of the License, or(at your option) any later version.This program is distributed in the hope that it will be useful,but WITHOUT ANY WARRANTY; without even the implied warranty ofMERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See theGNU General Public License for more details.You should have received a copy of the GNU General Public Licensealong with this program; if not, write to the Free SoftwareFoundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */#include "dis-asm.h"/* mips.h.  Mips opcode list for GDB, the GNU debugger.   Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003   Free Software Foundation, Inc.   Contributed by Ralph Campbell and OSF   Commented and modified by Ian Lance Taylor, Cygnus SupportThis file is part of GDB, GAS, and the GNU binutils.GDB, GAS, and the GNU binutils are free software; you can redistributethem and/or modify them under the terms of the GNU General PublicLicense as published by the Free Software Foundation; either version1, or (at your option) any later version.GDB, GAS, and the GNU binutils are distributed in the hope that theywill be useful, but WITHOUT ANY WARRANTY; without even the impliedwarranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  Seethe GNU General Public License for more details.You should have received a copy of the GNU General Public Licensealong with this file; see the file COPYING.  If not, write to the FreeSoftware Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  *//* mips.h.  Mips opcode list for GDB, the GNU debugger.   Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003   Free Software Foundation, Inc.   Contributed by Ralph Campbell and OSF   Commented and modified by Ian Lance Taylor, Cygnus SupportThis file is part of GDB, GAS, and the GNU binutils.GDB, GAS, and the GNU binutils are free software; you can redistributethem and/or modify them under the terms of the GNU General PublicLicense as published by the Free Software Foundation; either version1, or (at your option) any later version.GDB, GAS, and the GNU binutils are distributed in the hope that theywill be useful, but WITHOUT ANY WARRANTY; without even the impliedwarranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  Seethe GNU General Public License for more details.You should have received a copy of the GNU General Public Licensealong with this file; see the file COPYING.  If not, write to the FreeSoftware Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  *//* These are bit masks and shift counts to use to access the various   fields of an instruction.  To retrieve the X field of an   instruction, use the expression	(i >> OP_SH_X) & OP_MASK_X   To set the same field (to j), use	i = (i &~ (OP_MASK_X << OP_SH_X)) | (j << OP_SH_X)   Make sure you use fields that are appropriate for the instruction,   of course.   The 'i' format uses OP, RS, RT and IMMEDIATE.   The 'j' format uses OP and TARGET.   The 'r' format uses OP, RS, RT, RD, SHAMT and FUNCT.   The 'b' format uses OP, RS, RT and DELTA.   The floating point 'i' format uses OP, RS, RT and IMMEDIATE.   The floating point 'r' format uses OP, FMT, FT, FS, FD and FUNCT.   A breakpoint instruction uses OP, CODE and SPEC (10 bits of the   breakpoint instruction are not defined; Kane says the breakpoint   code field in BREAK is 20 bits; yet MIPS assemblers and debuggers   only use ten bits).  An optional two-operand form of break/sdbbp   allows the lower ten bits to be set too, and MIPS32 and later   architectures allow 20 bits to be set with a signal operand   (using CODE20).   The syscall instruction uses CODE20.   The general coprocessor instructions use COPZ.  */#define OP_MASK_OP		0x3f#define OP_SH_OP		26#define OP_MASK_RS		0x1f#define OP_SH_RS		21#define OP_MASK_FR		0x1f#define OP_SH_FR		21#define OP_MASK_FMT		0x1f#define OP_SH_FMT		21#define OP_MASK_BCC		0x7#define OP_SH_BCC		18#define OP_MASK_CODE		0x3ff#define OP_SH_CODE		16#define OP_MASK_CODE2		0x3ff#define OP_SH_CODE2		6#define OP_MASK_RT		0x1f#define OP_SH_RT		16#define OP_MASK_FT		0x1f#define OP_SH_FT		16#define OP_MASK_CACHE		0x1f#define OP_SH_CACHE		16#define OP_MASK_RD		0x1f#define OP_SH_RD		11#define OP_MASK_FS		0x1f#define OP_SH_FS		11#define OP_MASK_PREFX		0x1f#define OP_SH_PREFX		11#define OP_MASK_CCC		0x7#define OP_SH_CCC		8#define OP_MASK_CODE20		0xfffff /* 20 bit syscall/breakpoint code.  */#define OP_SH_CODE20		6#define OP_MASK_SHAMT		0x1f#define OP_SH_SHAMT		6#define OP_MASK_FD		0x1f#define OP_SH_FD		6#define OP_MASK_TARGET		0x3ffffff#define OP_SH_TARGET		0#define OP_MASK_COPZ		0x1ffffff#define OP_SH_COPZ		0#define OP_MASK_IMMEDIATE	0xffff#define OP_SH_IMMEDIATE		0#define OP_MASK_DELTA		0xffff#define OP_SH_DELTA		0#define OP_MASK_FUNCT		0x3f#define OP_SH_FUNCT		0#define OP_MASK_SPEC		0x3f#define OP_SH_SPEC		0#define OP_SH_LOCC              8       /* FP condition code.  */#define OP_SH_HICC              18      /* FP condition code.  */#define OP_MASK_CC              0x7#define OP_SH_COP1NORM          25      /* Normal COP1 encoding.  */#define OP_MASK_COP1NORM        0x1     /* a single bit.  */#define OP_SH_COP1SPEC          21      /* COP1 encodings.  */#define OP_MASK_COP1SPEC        0xf#define OP_MASK_COP1SCLR        0x4#define OP_MASK_COP1CMP         0x3#define OP_SH_COP1CMP           4#define OP_SH_FORMAT            21      /* FP short format field.  */#define OP_MASK_FORMAT          0x7#define OP_SH_TRUE              16#define OP_MASK_TRUE            0x1#define OP_SH_GE                17#define OP_MASK_GE              0x01#define OP_SH_UNSIGNED          16#define OP_MASK_UNSIGNED        0x1#define OP_SH_HINT              16#define OP_MASK_HINT            0x1f#define OP_SH_MMI               0       /* Multimedia (parallel) op.  */#define OP_MASK_MMI             0x3f#define OP_SH_MMISUB            6#define OP_MASK_MMISUB          0x1f#define OP_MASK_PERFREG		0x1f	/* Performance monitoring.  */#define OP_SH_PERFREG		1#define OP_SH_SEL		0	/* Coprocessor select field.  */#define OP_MASK_SEL		0x7	/* The sel field of mfcZ and mtcZ.  */#define OP_SH_CODE19		6       /* 19 bit wait code.  */#define OP_MASK_CODE19		0x7ffff#define OP_SH_ALN		21#define OP_MASK_ALN		0x7#define OP_SH_VSEL		21#define OP_MASK_VSEL		0x1f#define OP_MASK_VECBYTE		0x7	/* Selector field is really 4 bits,					   but 0x8-0xf don't select bytes.  */#define OP_SH_VECBYTE		22#define OP_MASK_VECALIGN	0x7	/* Vector byte-align (alni.ob) op.  */#define OP_SH_VECALIGN		21#define OP_MASK_INSMSB		0x1f	/* "ins" MSB.  */#define OP_SH_INSMSB		11#define OP_MASK_EXTMSBD		0x1f	/* "ext" MSBD.  */#define OP_SH_EXTMSBD		11#define	OP_OP_COP0		0x10#define	OP_OP_COP1		0x11#define	OP_OP_COP2		0x12#define	OP_OP_COP3		0x13#define	OP_OP_LWC1		0x31#define	OP_OP_LWC2		0x32#define	OP_OP_LWC3		0x33	/* a.k.a. pref */#define	OP_OP_LDC1		0x35#define	OP_OP_LDC2		0x36#define	OP_OP_LDC3		0x37	/* a.k.a. ld */#define	OP_OP_SWC1		0x39#define	OP_OP_SWC2		0x3a#define	OP_OP_SWC3		0x3b#define	OP_OP_SDC1		0x3d#define	OP_OP_SDC2		0x3e#define	OP_OP_SDC3		0x3f	/* a.k.a. sd *//* MIPS DSP ASE */#define OP_SH_DSPACC		11#define OP_MASK_DSPACC  	0x3#define OP_SH_DSPACC_S  	21#define OP_MASK_DSPACC_S	0x3#define OP_SH_DSPSFT		20#define OP_MASK_DSPSFT  	0x3f#define OP_SH_DSPSFT_7  	19#define OP_MASK_DSPSFT_7	0x7f#define OP_SH_SA3		21#define OP_MASK_SA3		0x7#define OP_SH_SA4		21#define OP_MASK_SA4		0xf#define OP_SH_IMM8		16#define OP_MASK_IMM8		0xff#define OP_SH_IMM10		16#define OP_MASK_IMM10		0x3ff#define OP_SH_WRDSP		11#define OP_MASK_WRDSP		0x3f#define OP_SH_RDDSP		16#define OP_MASK_RDDSP		0x3f#define OP_SH_BP		11#define OP_MASK_BP		0x3/* MIPS MT ASE */#define OP_SH_MT_U		5#define OP_MASK_MT_U		0x1#define OP_SH_MT_H		4#define OP_MASK_MT_H		0x1#define OP_SH_MTACC_T		18#define OP_MASK_MTACC_T		0x3#define OP_SH_MTACC_D		13#define OP_MASK_MTACC_D		0x3#define	OP_OP_COP0		0x10#define	OP_OP_COP1		0x11#define	OP_OP_COP2		0x12#define	OP_OP_COP3		0x13#define	OP_OP_LWC1		0x31#define	OP_OP_LWC2		0x32#define	OP_OP_LWC3		0x33	/* a.k.a. pref */#define	OP_OP_LDC1		0x35#define	OP_OP_LDC2		0x36#define	OP_OP_LDC3		0x37	/* a.k.a. ld */#define	OP_OP_SWC1		0x39#define	OP_OP_SWC2		0x3a#define	OP_OP_SWC3		0x3b#define	OP_OP_SDC1		0x3d#define	OP_OP_SDC2		0x3e#define	OP_OP_SDC3		0x3f	/* a.k.a. sd *//* Values in the 'VSEL' field.  */#define MDMX_FMTSEL_IMM_QH	0x1d#define MDMX_FMTSEL_IMM_OB	0x1e#define MDMX_FMTSEL_VEC_QH	0x15#define MDMX_FMTSEL_VEC_OB	0x16/* UDI */#define OP_SH_UDI1		6#define OP_MASK_UDI1		0x1f#define OP_SH_UDI2		6#define OP_MASK_UDI2		0x3ff#define OP_SH_UDI3		6#define OP_MASK_UDI3		0x7fff#define OP_SH_UDI4		6#define OP_MASK_UDI4		0xfffff/* This structure holds information for a particular instruction.  */struct mips_opcode{  /* The name of the instruction.  */  const char *name;  /* A string describing the arguments for this instruction.  */  const char *args;  /* The basic opcode for the instruction.  When assembling, this     opcode is modified by the arguments to produce the actual opcode     that is used.  If pinfo is INSN_MACRO, then this is 0.  */  unsigned long match;  /* If pinfo is not INSN_MACRO, then this is a bit mask for the     relevant portions of the opcode when disassembling.  If the     actual opcode anded with the match field equals the opcode field,     then we have found the correct instruction.  If pinfo is     INSN_MACRO, then this field is the macro identifier.  */  unsigned long mask;  /* For a macro, this is INSN_MACRO.  Otherwise, it is a collection     of bits describing the instruction, notably any relevant hazard     information.  */  unsigned long pinfo;  /* A collection of additional bits describing the instruction. */  unsigned long pinfo2;  /* A collection of bits describing the instruction sets of which this     instruction or macro is a member. */  unsigned long membership;};/* These are the characters which may appear in the args field of an   instruction.  They appear in the order in which the fields appear   when the instruction is used.  Commas and parentheses in the args   string are ignored when assembling, and written into the output   when disassembling.   Each of these characters corresponds to a mask field defined above.   "<" 5 bit shift amount (OP_*_SHAMT)   ">" shift amount between 32 and 63, stored after subtracting 32 (OP_*_SHAMT)