"a" 26 bit target address (OP_*_TARGET)   "b" 5 bit base register (OP_*_RS)   "c" 10 bit breakpoint code (OP_*_CODE)   "d" 5 bit destination register specifier (OP_*_RD)   "h" 5 bit prefx hint (OP_*_PREFX)   "i" 16 bit unsigned immediate (OP_*_IMMEDIATE)   "j" 16 bit signed immediate (OP_*_DELTA)   "k" 5 bit cache opcode in target register position (OP_*_CACHE)       Also used for immediate operands in vr5400 vector insns.   "o" 16 bit signed offset (OP_*_DELTA)   "p" 16 bit PC relative branch target address (OP_*_DELTA)   "q" 10 bit extra breakpoint code (OP_*_CODE2)   "r" 5 bit same register used as both source and target (OP_*_RS)   "s" 5 bit source register specifier (OP_*_RS)   "t" 5 bit target register (OP_*_RT)   "u" 16 bit upper 16 bits of address (OP_*_IMMEDIATE)   "v" 5 bit same register used as both source and destination (OP_*_RS)   "w" 5 bit same register used as both target and destination (OP_*_RT)   "U" 5 bit same destination register in both OP_*_RD and OP_*_RT       (used by clo and clz)   "C" 25 bit coprocessor function code (OP_*_COPZ)   "B" 20 bit syscall/breakpoint function code (OP_*_CODE20)   "J" 19 bit wait function code (OP_*_CODE19)   "x" accept and ignore register name   "z" must be zero register   "K" 5 bit Hardware Register (rdhwr instruction) (OP_*_RD)   "+A" 5 bit ins/ext/dins/dext/dinsm/dextm position, which becomes        LSB (OP_*_SHAMT).	Enforces: 0 <= pos < 32.   "+B" 5 bit ins/dins size, which becomes MSB (OP_*_INSMSB).	Requires that "+A" or "+E" occur first to set position.	Enforces: 0 < (pos+size) <= 32.   "+C" 5 bit ext/dext size, which becomes MSBD (OP_*_EXTMSBD).	Requires that "+A" or "+E" occur first to set position.	Enforces: 0 < (pos+size) <= 32.	(Also used by "dext" w/ different limits, but limits for	that are checked by the M_DEXT macro.)   "+E" 5 bit dinsu/dextu position, which becomes LSB-32 (OP_*_SHAMT).	Enforces: 32 <= pos < 64.   "+F" 5 bit "dinsm/dinsu" size, which becomes MSB-32 (OP_*_INSMSB).	Requires that "+A" or "+E" occur first to set position.	Enforces: 32 < (pos+size) <= 64.   "+G" 5 bit "dextm" size, which becomes MSBD-32 (OP_*_EXTMSBD).	Requires that "+A" or "+E" occur first to set position.	Enforces: 32 < (pos+size) <= 64.   "+H" 5 bit "dextu" size, which becomes MSBD (OP_*_EXTMSBD).	Requires that "+A" or "+E" occur first to set position.	Enforces: 32 < (pos+size) <= 64.   Floating point instructions:   "D" 5 bit destination register (OP_*_FD)   "M" 3 bit compare condition code (OP_*_CCC) (only used for mips4 and up)   "N" 3 bit branch condition code (OP_*_BCC) (only used for mips4 and up)   "S" 5 bit fs source 1 register (OP_*_FS)   "T" 5 bit ft source 2 register (OP_*_FT)   "R" 5 bit fr source 3 register (OP_*_FR)   "V" 5 bit same register used as floating source and destination (OP_*_FS)   "W" 5 bit same register used as floating target and destination (OP_*_FT)   Coprocessor instructions:   "E" 5 bit target register (OP_*_RT)   "G" 5 bit destination register (OP_*_RD)   "H" 3 bit sel field for (d)mtc* and (d)mfc* (OP_*_SEL)   "P" 5 bit performance-monitor register (OP_*_PERFREG)   "e" 5 bit vector register byte specifier (OP_*_VECBYTE)   "%" 3 bit immediate vr5400 vector alignment operand (OP_*_VECALIGN)   see also "k" above   "+D" Combined destination register ("G") and sel ("H") for CP0 ops,	for pretty-printing in disassembly only.   Macro instructions:   "A" General 32 bit expression   "I" 32 bit immediate (value placed in imm_expr).   "+I" 32 bit immediate (value placed in imm2_expr).   "F" 64 bit floating point constant in .rdata   "L" 64 bit floating point constant in .lit8   "f" 32 bit floating point constant   "l" 32 bit floating point constant in .lit4   MDMX instruction operands (note that while these use the FP register   fields, they accept both $fN and $vN names for the registers):   "O"	MDMX alignment offset (OP_*_ALN)   "Q"	MDMX vector/scalar/immediate source (OP_*_VSEL and OP_*_FT)   "X"	MDMX destination register (OP_*_FD)   "Y"	MDMX source register (OP_*_FS)   "Z"	MDMX source register (OP_*_FT)   DSP ASE usage:   "2" 2 bit unsigned immediate for byte align (OP_*_BP)   "3" 3 bit unsigned immediate (OP_*_SA3)   "4" 4 bit unsigned immediate (OP_*_SA4)   "5" 8 bit unsigned immediate (OP_*_IMM8)   "6" 5 bit unsigned immediate (OP_*_RS)   "7" 2 bit dsp accumulator register (OP_*_DSPACC)   "8" 6 bit unsigned immediate (OP_*_WRDSP)   "9" 2 bit dsp accumulator register (OP_*_DSPACC_S)   "0" 6 bit signed immediate (OP_*_DSPSFT)   ":" 7 bit signed immediate (OP_*_DSPSFT_7)   "'" 6 bit unsigned immediate (OP_*_RDDSP)   "@" 10 bit signed immediate (OP_*_IMM10)   MT ASE usage:   "!" 1 bit usermode flag (OP_*_MT_U)   "$" 1 bit load high flag (OP_*_MT_H)   "*" 2 bit dsp/smartmips accumulator register (OP_*_MTACC_T)   "&" 2 bit dsp/smartmips accumulator register (OP_*_MTACC_D)   "g" 5 bit coprocessor 1 and 2 destination register (OP_*_RD)   "+t" 5 bit coprocessor 0 destination register (OP_*_RT)   "+T" 5 bit coprocessor 0 destination register (OP_*_RT) - disassembly only   UDI immediates:   "+1" UDI immediate bits 6-10   "+2" UDI immediate bits 6-15   "+3" UDI immediate bits 6-20   "+4" UDI immediate bits 6-25   Other:   "()" parens surrounding optional value   ","  separates operands   "[]" brackets around index for vector-op scalar operand specifier (vr5400)   "+"  Start of extension sequence.   Characters used so far, for quick reference when adding more:   "234567890"   "%[]<>(),+:'@!$*&"   "ABCDEFGHIJKLMNOPQRSTUVWXYZ"   "abcdefghijklopqrstuvwxz"   Extension character sequences used so far ("+" followed by the   following), for quick reference when adding more:   "1234"   "ABCDEFGHIT"   "t"*//* These are the bits which may be set in the pinfo field of an   instructions, if it is not equal to INSN_MACRO.  *//* Modifies the general purpose register in OP_*_RD.  */#define INSN_WRITE_GPR_D            0x00000001/* Modifies the general purpose register in OP_*_RT.  */#define INSN_WRITE_GPR_T            0x00000002/* Modifies general purpose register 31.  */#define INSN_WRITE_GPR_31           0x00000004/* Modifies the floating point register in OP_*_FD.  */#define INSN_WRITE_FPR_D            0x00000008/* Modifies the floating point register in OP_*_FS.  */#define INSN_WRITE_FPR_S            0x00000010/* Modifies the floating point register in OP_*_FT.  */#define INSN_WRITE_FPR_T            0x00000020/* Reads the general purpose register in OP_*_RS.  */#define INSN_READ_GPR_S             0x00000040/* Reads the general purpose register in OP_*_RT.  */#define INSN_READ_GPR_T             0x00000080/* Reads the floating point register in OP_*_FS.  */#define INSN_READ_FPR_S             0x00000100/* Reads the floating point register in OP_*_FT.  */#define INSN_READ_FPR_T             0x00000200/* Reads the floating point register in OP_*_FR.  */#define INSN_READ_FPR_R		    0x00000400/* Modifies coprocessor condition code.  */#define INSN_WRITE_COND_CODE        0x00000800/* Reads coprocessor condition code.  */#define INSN_READ_COND_CODE         0x00001000/* TLB operation.  */#define INSN_TLB                    0x00002000/* Reads coprocessor register other than floating point register.  */#define INSN_COP                    0x00004000/* Instruction loads value from memory, requiring delay.  */#define INSN_LOAD_MEMORY_DELAY      0x00008000/* Instruction loads value from coprocessor, requiring delay.  */#define INSN_LOAD_COPROC_DELAY	    0x00010000/* Instruction has unconditional branch delay slot.  */#define INSN_UNCOND_BRANCH_DELAY    0x00020000/* Instruction has conditional branch delay slot.  */#define INSN_COND_BRANCH_DELAY      0x00040000/* Conditional branch likely: if branch not taken, insn nullified.  */#define INSN_COND_BRANCH_LIKELY	    0x00080000/* Moves to coprocessor register, requiring delay.  */#define INSN_COPROC_MOVE_DELAY      0x00100000/* Loads coprocessor register from memory, requiring delay.  */#define INSN_COPROC_MEMORY_DELAY    0x00200000/* Reads the HI register.  */#define INSN_READ_HI		    0x00400000/* Reads the LO register.  */#define INSN_READ_LO		    0x00800000/* Modifies the HI register.  */#define INSN_WRITE_HI		    0x01000000/* Modifies the LO register.  */#define INSN_WRITE_LO		    0x02000000/* Takes a trap (easier to keep out of delay slot).  */#define INSN_TRAP                   0x04000000/* Instruction stores value into memory.  */#define INSN_STORE_MEMORY	    0x08000000/* Instruction uses single precision floating point.  */#define FP_S			    0x10000000/* Instruction uses double precision floating point.  */#define FP_D			    0x20000000/* Instruction is part of the tx39's integer multiply family.    */#define INSN_MULT                   0x40000000/* Instruction synchronize shared memory.  */#define INSN_SYNC		    0x80000000/* These are the bits which may be set in the pinfo2 field of an   instruction. *//* Instruction is a simple alias (I.E. "move" for daddu/addu/or) */#define	INSN2_ALIAS		    0x00000001/* Instruction reads MDMX accumulator. */#define INSN2_READ_MDMX_ACC	    0x00000002/* Instruction writes MDMX accumulator. */#define INSN2_WRITE_MDMX_ACC	    0x00000004/* Instruction is actually a macro.  It should be ignored by the   disassembler, and requires special treatment by the assembler.  */#define INSN_MACRO                  0xffffffff/* Masks used to mark instructions to indicate which MIPS ISA level   they were introduced in.  ISAs, as defined below, are logical   ORs of these bits, indicating that they support the instructions   defined at the given level.  */#define INSN_ISA_MASK		  0x00000fff#define INSN_ISA1                 0x00000001#define INSN_ISA2                 0x00000002#define INSN_ISA3                 0x00000004#define INSN_ISA4                 0x00000008#define INSN_ISA5                 0x00000010#define INSN_ISA32                0x00000020#define INSN_ISA64                0x00000040#define INSN_ISA32R2              0x00000080#define INSN_ISA64R2              0x00000100/* Masks used for MIPS-defined ASEs.  */#define INSN_ASE_MASK		  0x0000f000/* DSP ASE */#define INSN_DSP                  0x00001000#define INSN_DSP64                0x00002000/* MIPS 16 ASE */#define INSN_MIPS16               0x00004000/* MIPS-3D ASE */#define INSN_MIPS3D               0x00008000/* Chip specific instructions.  These are bitmasks.  *//* MIPS R4650 instruction.  */#define INSN_4650                 0x00010000/* LSI R4010 instruction.  */#define INSN_4010                 0x00020000/* NEC VR4100 instruction.  */#define INSN_4100                 0x00040000/* Toshiba R3900 instruction.  */#define INSN_3900                 0x00080000/* MIPS R10000 instruction.  */#define INSN_10000                0x00100000/* Broadcom SB-1 instruction.  */#define INSN_SB1                  0x00200000/* NEC VR4111/VR4181 instruction.  */#define INSN_4111                 0x00400000/* NEC VR4120 instruction.  */#define INSN_4120                 0x00800000/* NEC VR5400 instruction.  */#define INSN_5400		  0x01000000/* NEC VR5500 instruction.  */#define INSN_5500		  0x02000000/* MDMX ASE */#define INSN_MDMX                 0x04000000/* MT ASE */#define INSN_MT                   0x08000000/* SmartMIPS ASE  */#define INSN_SMARTMIPS            0x10000000/* DSP R2 ASE  */#define INSN_DSPR2                0x20000000/* MIPS ISA defines, use instead of hardcoding ISA level.  */#define       ISA_UNKNOWN     0               /* Gas internal use.  */#define       ISA_MIPS1       (INSN_ISA1)#define       ISA_MIPS2       (ISA_MIPS1 | INSN_ISA2)#define       ISA_MIPS3       (ISA_MIPS2 | INSN_ISA3)#define       ISA_MIPS4       (ISA_MIPS3 | INSN_ISA4)#define       ISA_MIPS5       (ISA_MIPS4 | INSN_ISA5)#define       ISA_MIPS32      (ISA_MIPS2 | INSN_ISA32)#define       ISA_MIPS64      (ISA_MIPS5 | INSN_ISA32 | INSN_ISA64)#define       ISA_MIPS32R2    (ISA_MIPS32 | INSN_ISA32R2)#define       ISA_MIPS64R2    (ISA_MIPS64 | INSN_ISA32R2 | INSN_ISA64R2)/* CPU defines, use instead of hardcoding processor number. Keep this   in sync with bfd/archures.c in order for machine selection to work.  */#define CPU_UNKNOWN	0               /* Gas internal use.  */#define CPU_R3000	3000#define CPU_R3900	3900#define CPU_R4000	4000#define CPU_R4010	4010#define CPU_VR4100	4100#define CPU_R4111	4111#define CPU_VR4120	4120#define CPU_R4300	4300#define CPU_R4400	4400#define CPU_R4600	4600#define CPU_R4650	4650#define CPU_R5000	5000#define CPU_VR5400	5400#define CPU_VR5500	5500#define CPU_R6000	6000#define CPU_RM7000	7000#define CPU_R8000	8000#define CPU_R10000	10000#define CPU_R12000	12000