?? stdout.log
字號:
License checkout: synplifypro
Starting: D:\Libero\Synplify\synplify_902A2\bin\mbin\synplify.exe
Install: D:\Libero\Synplify\synplify_902A2
Date: Tue Aug 19 09:08:53 2008
Version: 9.0.2A2
Arguments: -product synplify_pro uart_test_syn.prj
ProductType: synplify_pro
License checkout: synplifypro
License: synplifypro node-locked
Running synthesis on uart_test_syn:synthesis
log file: "E:\programer_new\UART\project\synthesis\uart_test.srr"
Running Verilog Compiler...
Verilog Compiler Completed
Running Analysis Property Generator...
Launching mapper in pro mode
Analysis Property Generator Completed
Analysis Property Generator Complete
Running ProASIC3 Mapper...
Launching mapper in pro mode
ProASIC3 Mapper Completed
exit status=0
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -