?? i2c_defs.h
字號:
/* * (C) Copyright 2004 * Texas Instruments, <www.ti.com> * * Some changes copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net> * * See file CREDITS for list of people who contributed to this * project. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation; either version 2 of * the License, or (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, * MA 02111-1307 USA */#ifndef _DAVINCI_I2C_H_#define _DAVINCI_I2C_H_#define I2C_WRITE 0#define I2C_READ 1#define I2C_BASE 0x01c21000#define I2C_OA (I2C_BASE + 0x00)#define I2C_IE (I2C_BASE + 0x04)#define I2C_STAT (I2C_BASE + 0x08)#define I2C_SCLL (I2C_BASE + 0x0c)#define I2C_SCLH (I2C_BASE + 0x10)#define I2C_CNT (I2C_BASE + 0x14)#define I2C_DRR (I2C_BASE + 0x18)#define I2C_SA (I2C_BASE + 0x1c)#define I2C_DXR (I2C_BASE + 0x20)#define I2C_CON (I2C_BASE + 0x24)#define I2C_IV (I2C_BASE + 0x28)#define I2C_PSC (I2C_BASE + 0x30)/* I2C masks *//* I2C Interrupt Enable Register (I2C_IE): */#define I2C_IE_SCD_IE (1 << 5) /* Stop condition detect interrupt enable */#define I2C_IE_XRDY_IE (1 << 4) /* Transmit data ready interrupt enable */#define I2C_IE_RRDY_IE (1 << 3) /* Receive data ready interrupt enable */#define I2C_IE_ARDY_IE (1 << 2) /* Register access ready interrupt enable */#define I2C_IE_NACK_IE (1 << 1) /* No acknowledgment interrupt enable */#define I2C_IE_AL_IE (1 << 0) /* Arbitration lost interrupt enable *//* I2C Status Register (I2C_STAT): */#define I2C_STAT_BB (1 << 12) /* Bus busy */#define I2C_STAT_ROVR (1 << 11) /* Receive overrun */#define I2C_STAT_XUDF (1 << 10) /* Transmit underflow */#define I2C_STAT_AAS (1 << 9) /* Address as slave */#define I2C_STAT_SCD (1 << 5) /* Stop condition detect */#define I2C_STAT_XRDY (1 << 4) /* Transmit data ready */#define I2C_STAT_RRDY (1 << 3) /* Receive data ready */#define I2C_STAT_ARDY (1 << 2) /* Register access ready */#define I2C_STAT_NACK (1 << 1) /* No acknowledgment interrupt enable */#define I2C_STAT_AL (1 << 0) /* Arbitration lost interrupt enable *//* I2C Interrupt Code Register (I2C_INTCODE): */#define I2C_INTCODE_MASK 7#define I2C_INTCODE_NONE 0#define I2C_INTCODE_AL 1 /* Arbitration lost */#define I2C_INTCODE_NAK 2 /* No acknowledgement/general call */#define I2C_INTCODE_ARDY 3 /* Register access ready */#define I2C_INTCODE_RRDY 4 /* Rcv data ready */#define I2C_INTCODE_XRDY 5 /* Xmit data ready */#define I2C_INTCODE_SCD 6 /* Stop condition detect *//* I2C Configuration Register (I2C_CON): */#define I2C_CON_EN (1 << 5) /* I2C module enable */#define I2C_CON_STB (1 << 4) /* Start byte mode (master mode only) */#define I2C_CON_MST (1 << 10) /* Master/slave mode */#define I2C_CON_TRX (1 << 9) /* Transmitter/receiver mode (master mode only) */#define I2C_CON_XA (1 << 8) /* Expand address */#define I2C_CON_STP (1 << 11) /* Stop condition (master mode only) */#define I2C_CON_STT (1 << 13) /* Start condition (master mode only) */#define I2C_TIMEOUT 0xffff0000 /* Timeout mask for poll_i2c_irq() */#endif
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -