#define EMAC_VLAN1                     0xFFC03020 /* VLAN1 Tag Register */#define EMAC_VLAN2                     0xFFC03024 /* VLAN2 Tag Register */#define EMAC_WKUP_CTL                  0xFFC0302C /* Wake-Up Control/Status Register */#define EMAC_WKUP_FFMSK0               0xFFC03030 /* Wake-Up Frame Filter 0 Byte Mask Register */#define EMAC_WKUP_FFMSK1               0xFFC03034 /* Wake-Up Frame Filter 1 Byte Mask Register */#define EMAC_WKUP_FFMSK2               0xFFC03038 /* Wake-Up Frame Filter 2 Byte Mask Register */#define EMAC_WKUP_FFMSK3               0xFFC0303C /* Wake-Up Frame Filter 3 Byte Mask Register */#define EMAC_WKUP_FFCMD                0xFFC03040 /* Wake-Up Frame Filter Commands Register */#define EMAC_WKUP_FFOFF                0xFFC03044 /* Wake-Up Frame Filter Offsets Register */#define EMAC_WKUP_FFCRC0               0xFFC03048 /* Wake-Up Frame Filter 0,1 CRC-16 Register */#define EMAC_WKUP_FFCRC1               0xFFC0304C /* Wake-Up Frame Filter 2,3 CRC-16 Register */#define EMAC_SYSCTL                    0xFFC03060 /* EMAC System Control Register */#define EMAC_SYSTAT                    0xFFC03064 /* EMAC System Status Register */#define EMAC_RX_STAT                   0xFFC03068 /* RX Current Frame Status Register */#define EMAC_RX_STKY                   0xFFC0306C /* RX Sticky Frame Status Register */#define EMAC_RX_IRQE                   0xFFC03070 /* RX Frame Status Interrupt Enables Register */#define EMAC_TX_STAT                   0xFFC03074 /* TX Current Frame Status Register */#define EMAC_TX_STKY                   0xFFC03078 /* TX Sticky Frame Status Register */#define EMAC_TX_IRQE                   0xFFC0307C /* TX Frame Status Interrupt Enables Register */#define EMAC_MMC_CTL                   0xFFC03080 /* MMC Counter Control Register */#define EMAC_MMC_RIRQS                 0xFFC03084 /* MMC RX Interrupt Status Register */#define EMAC_MMC_RIRQE                 0xFFC03088 /* MMC RX Interrupt Enables Register */#define EMAC_MMC_TIRQS                 0xFFC0308C /* MMC TX Interrupt Status Register */#define EMAC_MMC_TIRQE                 0xFFC03090 /* MMC TX Interrupt Enables Register */#define EMAC_RXC_OK                    0xFFC03100 /* RX Frame Successful Count */#define EMAC_RXC_FCS                   0xFFC03104 /* RX Frame FCS Failure Count */#define EMAC_RXC_ALIGN                 0xFFC03108 /* RX Alignment Error Count */#define EMAC_RXC_OCTET                 0xFFC0310C /* RX Octets Successfully Received Count */#define EMAC_RXC_DMAOVF                0xFFC03110 /* Internal MAC Sublayer Error RX Frame Count */#define EMAC_RXC_UNICST                0xFFC03114 /* Unicast RX Frame Count */#define EMAC_RXC_MULTI                 0xFFC03118 /* Multicast RX Frame Count */#define EMAC_RXC_BROAD                 0xFFC0311C /* Broadcast RX Frame Count */#define EMAC_RXC_LNERRI                0xFFC03120 /* RX Frame In Range Error Count */#define EMAC_RXC_LNERRO                0xFFC03124 /* RX Frame Out Of Range Error Count */#define EMAC_RXC_LONG                  0xFFC03128 /* RX Frame Too Long Count */#define EMAC_RXC_MACCTL                0xFFC0312C /* MAC Control RX Frame Count */#define EMAC_RXC_OPCODE                0xFFC03130 /* Unsupported Op-Code RX Frame Count */#define EMAC_RXC_PAUSE                 0xFFC03134 /* MAC Control Pause RX Frame Count */#define EMAC_RXC_ALLFRM                0xFFC03138 /* Overall RX Frame Count */#define EMAC_RXC_ALLOCT                0xFFC0313C /* Overall RX Octet Count */#define EMAC_RXC_TYPED                 0xFFC03140 /* Type/Length Consistent RX Frame Count  */#define EMAC_RXC_SHORT                 0xFFC03144 /* RX Frame Fragment Count - Byte Count x < 64 */#define EMAC_RXC_EQ64                  0xFFC03148 /* Good RX Frame Count - Byte Count x = 64 */#define EMAC_RXC_LT128                 0xFFC0314C /* Good RX Frame Count - Byte Count  64 <= x < 128 */#define EMAC_RXC_LT256                 0xFFC03150 /* Good RX Frame Count - Byte Count 128 <= x < 256 */#define EMAC_RXC_LT512                 0xFFC03154 /* Good RX Frame Count - Byte Count 256 <= x < 512 */#define EMAC_RXC_LT1024                0xFFC03158 /* Good RX Frame Count - Byte Count 512 <= x < 1024 */#define EMAC_RXC_GE1024                0xFFC0315C /* Good RX Frame Count - Byte Count x >= 1024 */#define EMAC_TXC_OK                    0xFFC03180 /* TX Frame Successful Count */#define EMAC_TXC_1COL                  0xFFC03184 /* TX Frames Successful After Single Collision Count */#define EMAC_TXC_GT1COL                0xFFC03188 /* TX Frames Successful After Multiple Collisions Count */#define EMAC_TXC_OCTET                 0xFFC0318C /* TX Octets Successfully Received Count */#define EMAC_TXC_DEFER                 0xFFC03190 /* TX Frame Delayed Due To Busy Count */#define EMAC_TXC_LATECL                0xFFC03194 /* Late TX Collisions Count */#define EMAC_TXC_XS_COL                0xFFC03198 /* TX Frame Failed Due To Excessive Collisions Count */#define EMAC_TXC_DMAUND                0xFFC0319C /* Internal MAC Sublayer Error TX Frame Count */#define EMAC_TXC_CRSERR                0xFFC031A0 /* Carrier Sense Deasserted During TX Frame Count */#define EMAC_TXC_UNICST                0xFFC031A4 /* Unicast TX Frame Count */#define EMAC_TXC_MULTI                 0xFFC031A8 /* Multicast TX Frame Count */#define EMAC_TXC_BROAD                 0xFFC031AC /* Broadcast TX Frame Count */#define EMAC_TXC_XS_DFR                0xFFC031B0 /* TX Frames With Excessive Deferral Count */#define EMAC_TXC_MACCTL                0xFFC031B4 /* MAC Control TX Frame Count */#define EMAC_TXC_ALLFRM                0xFFC031B8 /* Overall TX Frame Count */#define EMAC_TXC_ALLOCT                0xFFC031BC /* Overall TX Octet Count */#define EMAC_TXC_EQ64                  0xFFC031C0 /* Good TX Frame Count - Byte Count x = 64 */#define EMAC_TXC_LT128                 0xFFC031C4 /* Good TX Frame Count - Byte Count  64 <= x < 128 */#define EMAC_TXC_LT256                 0xFFC031C8 /* Good TX Frame Count - Byte Count 128 <= x < 256 */#define EMAC_TXC_LT512                 0xFFC031CC /* Good TX Frame Count - Byte Count 256 <= x < 512 */#define EMAC_TXC_LT1024                0xFFC031D0 /* Good TX Frame Count - Byte Count 512 <= x < 1024 */#define EMAC_TXC_GE1024                0xFFC031D4 /* Good TX Frame Count - Byte Count x >= 1024 */#define EMAC_TXC_ABORT                 0xFFC031D8 /* Total TX Frames Aborted Count */#define USB_FADDR                      0xFFC03800 /* Function address register */#define USB_POWER                      0xFFC03804 /* Power management register */#define USB_INTRTX                     0xFFC03808 /* Interrupt register for endpoint 0 and Tx endpoint 1 to 7 */#define USB_INTRRX                     0xFFC0380C /* Interrupt register for Rx endpoints 1 to 7 */#define USB_INTRTXE                    0xFFC03810 /* Interrupt enable register for IntrTx */#define USB_INTRRXE                    0xFFC03814 /* Interrupt enable register for IntrRx */#define USB_INTRUSB                    0xFFC03818 /* Interrupt register for common USB interrupts */#define USB_INTRUSBE                   0xFFC0381C /* Interrupt enable register for IntrUSB */#define USB_FRAME                      0xFFC03820 /* USB frame number */#define USB_INDEX                      0xFFC03824 /* Index register for selecting the indexed endpoint registers */#define USB_TESTMODE                   0xFFC03828 /* Enabled USB 20 test modes */#define USB_GLOBINTR                   0xFFC0382C /* Global Interrupt Mask register and Wakeup Exception Interrupt */#define USB_GLOBAL_CTL                 0xFFC03830 /* Global Clock Control for the core */#define USB_TX_MAX_PACKET              0xFFC03840 /* Maximum packet size for Host Tx endpoint */#define USB_CSR0                       0xFFC03844 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */#define USB_TXCSR                      0xFFC03844 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */#define USB_RX_MAX_PACKET              0xFFC03848 /* Maximum packet size for Host Rx endpoint */#define USB_RXCSR                      0xFFC0384C /* Control Status register for Host Rx endpoint */#define USB_COUNT0                     0xFFC03850 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */#define USB_RXCOUNT                    0xFFC03850 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */#define USB_TXTYPE                     0xFFC03854 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint */#define USB_NAKLIMIT0                  0xFFC03858 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */#define USB_TXINTERVAL                 0xFFC03858 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */#define USB_RXTYPE                     0xFFC0385C /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint */#define USB_RXINTERVAL                 0xFFC03860 /* Sets the polling interval for Interrupt and Isochronous transfers or the NAK response timeout on Bulk transfers */#define USB_TXCOUNT                    0xFFC03868 /* Number of bytes to be written to the selected endpoint Tx FIFO */#define USB_EP0_FIFO                   0xFFC03880 /* Endpoint 0 FIFO */#define USB_EP1_FIFO                   0xFFC03888 /* Endpoint 1 FIFO */#define USB_EP2_FIFO                   0xFFC03890 /* Endpoint 2 FIFO */#define USB_EP3_FIFO                   0xFFC03898 /* Endpoint 3 FIFO */#define USB_EP4_FIFO                   0xFFC038A0 /* Endpoint 4 FIFO */#define USB_EP5_FIFO                   0xFFC038A8 /* Endpoint 5 FIFO */#define USB_EP6_FIFO                   0xFFC038B0 /* Endpoint 6 FIFO */#define USB_EP7_FIFO                   0xFFC038B8 /* Endpoint 7 FIFO */#define USB_OTG_DEV_CTL                0xFFC03900 /* OTG Device Control Register */#define USB_OTG_VBUS_IRQ               0xFFC03904 /* OTG VBUS Control Interrupts */#define USB_OTG_VBUS_MASK              0xFFC03908 /* VBUS Control Interrupt Enable */#define USB_LINKINFO                   0xFFC03948 /* Enables programming of some PHY-side delays */#define USB_VPLEN                      0xFFC0394C /* Determines duration of VBUS pulse for VBUS charging */#define USB_HS_EOF1                    0xFFC03950 /* Time buffer for High-Speed transactions */#define USB_FS_EOF1                    0xFFC03954 /* Time buffer for Full-Speed transactions */#define USB_LS_EOF1                    0xFFC03958 /* Time buffer for Low-Speed transactions */#define USB_APHY_CNTRL                 0xFFC039E0 /* Register that increases visibility of Analog PHY */#define USB_APHY_CALIB                 0xFFC039E4 /* Register used to set some calibration values */#define USB_APHY_CNTRL2                0xFFC039E8 /* Register used to prevent re-enumeration once Moab goes into hibernate mode */#define USB_PHY_TEST                   0xFFC039EC /* Used for reducing simulation time and simplifies FIFO testability */#define USB_PLLOSC_CTRL                0xFFC039F0 /* Used to program different parameters for USB PLL and Oscillator */#define USB_SRP_CLKDIV                 0xFFC039F4 /* Used to program clock divide value for the clock fed to the SRP detection logic */#define USB_EP_NI0_TXMAXP              0xFFC03A00 /* Maximum packet size for Host Tx endpoint0 */#define USB_EP_NI0_TXCSR               0xFFC03A04 /* Control Status register for endpoint 0 */#define USB_EP_NI0_RXMAXP              0xFFC03A08 /* Maximum packet size for Host Rx endpoint0 */#define USB_EP_NI0_RXCSR               0xFFC03A0C /* Control Status register for Host Rx endpoint0 */#define USB_EP_NI0_RXCOUNT             0xFFC03A10 /* Number of bytes received in endpoint 0 FIFO */#define USB_EP_NI0_TXTYPE              0xFFC03A14 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint0 */#define USB_EP_NI0_TXINTERVAL          0xFFC03A18 /* Sets the NAK response timeout on Endpoint 0 */#define USB_EP_NI0_RXTYPE              0xFFC03A1C /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint0 */#define USB_EP_NI0_RXINTERVAL          0xFFC03A20 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint0 */#define USB_EP_NI0_TXCOUNT             0xFFC03A28 /* Number of bytes to be written to the endpoint0 Tx FIFO */