/* DO NOT EDIT THIS FILE * Automatically generated by generate-cdef-headers.xsl * DO NOT EDIT THIS FILE */#ifndef __BFIN_CDEF_ADSP_BF537_proc__#define __BFIN_CDEF_ADSP_BF537_proc__#include "../mach-common/ADSP-EDN-core_cdef.h"#include "ADSP-EDN-BF534-extended_cdef.h"#define pEMAC_OPMODE                   ((uint32_t volatile *)EMAC_OPMODE) /* Operating Mode Register */#define bfin_read_EMAC_OPMODE()        bfin_read32(EMAC_OPMODE)#define bfin_write_EMAC_OPMODE(val)    bfin_write32(EMAC_OPMODE, val)#define pEMAC_ADDRLO                   ((uint32_t volatile *)EMAC_ADDRLO) /* Address Low (32 LSBs) Register */#define bfin_read_EMAC_ADDRLO()        bfin_read32(EMAC_ADDRLO)#define bfin_write_EMAC_ADDRLO(val)    bfin_write32(EMAC_ADDRLO, val)#define pEMAC_ADDRHI                   ((uint32_t volatile *)EMAC_ADDRHI) /* Address High (16 MSBs) Register */#define bfin_read_EMAC_ADDRHI()        bfin_read32(EMAC_ADDRHI)#define bfin_write_EMAC_ADDRHI(val)    bfin_write32(EMAC_ADDRHI, val)#define pEMAC_HASHLO                   ((uint32_t volatile *)EMAC_HASHLO) /* Multicast Hash Table Low (Bins 31-0) Register */#define bfin_read_EMAC_HASHLO()        bfin_read32(EMAC_HASHLO)#define bfin_write_EMAC_HASHLO(val)    bfin_write32(EMAC_HASHLO, val)#define pEMAC_HASHHI                   ((uint32_t volatile *)EMAC_HASHHI) /* Multicast Hash Table High (Bins 63-32) Register */#define bfin_read_EMAC_HASHHI()        bfin_read32(EMAC_HASHHI)#define bfin_write_EMAC_HASHHI(val)    bfin_write32(EMAC_HASHHI, val)#define pEMAC_STAADD                   ((uint32_t volatile *)EMAC_STAADD) /* Station Management Address Register */#define bfin_read_EMAC_STAADD()        bfin_read32(EMAC_STAADD)#define bfin_write_EMAC_STAADD(val)    bfin_write32(EMAC_STAADD, val)#define pEMAC_STADAT                   ((uint32_t volatile *)EMAC_STADAT) /* Station Management Data Register */#define bfin_read_EMAC_STADAT()        bfin_read32(EMAC_STADAT)#define bfin_write_EMAC_STADAT(val)    bfin_write32(EMAC_STADAT, val)#define pEMAC_FLC                      ((uint32_t volatile *)EMAC_FLC) /* Flow Control Register */#define bfin_read_EMAC_FLC()           bfin_read32(EMAC_FLC)#define bfin_write_EMAC_FLC(val)       bfin_write32(EMAC_FLC, val)#define pEMAC_VLAN1                    ((uint32_t volatile *)EMAC_VLAN1) /* VLAN1 Tag Register */#define bfin_read_EMAC_VLAN1()         bfin_read32(EMAC_VLAN1)#define bfin_write_EMAC_VLAN1(val)     bfin_write32(EMAC_VLAN1, val)#define pEMAC_VLAN2                    ((uint32_t volatile *)EMAC_VLAN2) /* VLAN2 Tag Register */#define bfin_read_EMAC_VLAN2()         bfin_read32(EMAC_VLAN2)#define bfin_write_EMAC_VLAN2(val)     bfin_write32(EMAC_VLAN2, val)#define pEMAC_WKUP_CTL                 ((uint32_t volatile *)EMAC_WKUP_CTL) /* Wake-Up Control/Status Register */#define bfin_read_EMAC_WKUP_CTL()      bfin_read32(EMAC_WKUP_CTL)#define bfin_write_EMAC_WKUP_CTL(val)  bfin_write32(EMAC_WKUP_CTL, val)#define pEMAC_WKUP_FFMSK0              ((uint32_t volatile *)EMAC_WKUP_FFMSK0) /* Wake-Up Frame Filter 0 Byte Mask Register */#define bfin_read_EMAC_WKUP_FFMSK0()   bfin_read32(EMAC_WKUP_FFMSK0)#define bfin_write_EMAC_WKUP_FFMSK0(val) bfin_write32(EMAC_WKUP_FFMSK0, val)#define pEMAC_WKUP_FFMSK1              ((uint32_t volatile *)EMAC_WKUP_FFMSK1) /* Wake-Up Frame Filter 1 Byte Mask Register */#define bfin_read_EMAC_WKUP_FFMSK1()   bfin_read32(EMAC_WKUP_FFMSK1)#define bfin_write_EMAC_WKUP_FFMSK1(val) bfin_write32(EMAC_WKUP_FFMSK1, val)#define pEMAC_WKUP_FFMSK2              ((uint32_t volatile *)EMAC_WKUP_FFMSK2) /* Wake-Up Frame Filter 2 Byte Mask Register */#define bfin_read_EMAC_WKUP_FFMSK2()   bfin_read32(EMAC_WKUP_FFMSK2)#define bfin_write_EMAC_WKUP_FFMSK2(val) bfin_write32(EMAC_WKUP_FFMSK2, val)#define pEMAC_WKUP_FFMSK3              ((uint32_t volatile *)EMAC_WKUP_FFMSK3) /* Wake-Up Frame Filter 3 Byte Mask Register */#define bfin_read_EMAC_WKUP_FFMSK3()   bfin_read32(EMAC_WKUP_FFMSK3)#define bfin_write_EMAC_WKUP_FFMSK3(val) bfin_write32(EMAC_WKUP_FFMSK3, val)#define pEMAC_WKUP_FFCMD               ((uint32_t volatile *)EMAC_WKUP_FFCMD) /* Wake-Up Frame Filter Commands Register */#define bfin_read_EMAC_WKUP_FFCMD()    bfin_read32(EMAC_WKUP_FFCMD)#define bfin_write_EMAC_WKUP_FFCMD(val) bfin_write32(EMAC_WKUP_FFCMD, val)#define pEMAC_WKUP_FFOFF               ((uint32_t volatile *)EMAC_WKUP_FFOFF) /* Wake-Up Frame Filter Offsets Register */#define bfin_read_EMAC_WKUP_FFOFF()    bfin_read32(EMAC_WKUP_FFOFF)#define bfin_write_EMAC_WKUP_FFOFF(val) bfin_write32(EMAC_WKUP_FFOFF, val)#define pEMAC_WKUP_FFCRC0              ((uint32_t volatile *)EMAC_WKUP_FFCRC0) /* Wake-Up Frame Filter 0,1 CRC-16 Register */#define bfin_read_EMAC_WKUP_FFCRC0()   bfin_read32(EMAC_WKUP_FFCRC0)#define bfin_write_EMAC_WKUP_FFCRC0(val) bfin_write32(EMAC_WKUP_FFCRC0, val)#define pEMAC_WKUP_FFCRC1              ((uint32_t volatile *)EMAC_WKUP_FFCRC1) /* Wake-Up Frame Filter 2,3 CRC-16 Register */#define bfin_read_EMAC_WKUP_FFCRC1()   bfin_read32(EMAC_WKUP_FFCRC1)#define bfin_write_EMAC_WKUP_FFCRC1(val) bfin_write32(EMAC_WKUP_FFCRC1, val)#define pEMAC_SYSCTL                   ((uint32_t volatile *)EMAC_SYSCTL) /* EMAC System Control Register */#define bfin_read_EMAC_SYSCTL()        bfin_read32(EMAC_SYSCTL)#define bfin_write_EMAC_SYSCTL(val)    bfin_write32(EMAC_SYSCTL, val)#define pEMAC_SYSTAT                   ((uint32_t volatile *)EMAC_SYSTAT) /* EMAC System Status Register */#define bfin_read_EMAC_SYSTAT()        bfin_read32(EMAC_SYSTAT)#define bfin_write_EMAC_SYSTAT(val)    bfin_write32(EMAC_SYSTAT, val)#define pEMAC_RX_STAT                  ((uint32_t volatile *)EMAC_RX_STAT) /* RX Current Frame Status Register */#define bfin_read_EMAC_RX_STAT()       bfin_read32(EMAC_RX_STAT)#define bfin_write_EMAC_RX_STAT(val)   bfin_write32(EMAC_RX_STAT, val)#define pEMAC_RX_STKY                  ((uint32_t volatile *)EMAC_RX_STKY) /* RX Sticky Frame Status Register */#define bfin_read_EMAC_RX_STKY()       bfin_read32(EMAC_RX_STKY)#define bfin_write_EMAC_RX_STKY(val)   bfin_write32(EMAC_RX_STKY, val)#define pEMAC_RX_IRQE                  ((uint32_t volatile *)EMAC_RX_IRQE) /* RX Frame Status Interrupt Enables Register */#define bfin_read_EMAC_RX_IRQE()       bfin_read32(EMAC_RX_IRQE)#define bfin_write_EMAC_RX_IRQE(val)   bfin_write32(EMAC_RX_IRQE, val)#define pEMAC_TX_STAT                  ((uint32_t volatile *)EMAC_TX_STAT) /* TX Current Frame Status Register */#define bfin_read_EMAC_TX_STAT()       bfin_read32(EMAC_TX_STAT)#define bfin_write_EMAC_TX_STAT(val)   bfin_write32(EMAC_TX_STAT, val)#define pEMAC_TX_STKY                  ((uint32_t volatile *)EMAC_TX_STKY) /* TX Sticky Frame Status Register */#define bfin_read_EMAC_TX_STKY()       bfin_read32(EMAC_TX_STKY)#define bfin_write_EMAC_TX_STKY(val)   bfin_write32(EMAC_TX_STKY, val)#define pEMAC_TX_IRQE                  ((uint32_t volatile *)EMAC_TX_IRQE) /* TX Frame Status Interrupt Enables Register */#define bfin_read_EMAC_TX_IRQE()       bfin_read32(EMAC_TX_IRQE)#define bfin_write_EMAC_TX_IRQE(val)   bfin_write32(EMAC_TX_IRQE, val)#define pEMAC_MMC_CTL                  ((uint32_t volatile *)EMAC_MMC_CTL) /* MMC Counter Control Register */#define bfin_read_EMAC_MMC_CTL()       bfin_read32(EMAC_MMC_CTL)#define bfin_write_EMAC_MMC_CTL(val)   bfin_write32(EMAC_MMC_CTL, val)#define pEMAC_MMC_RIRQS                ((uint32_t volatile *)EMAC_MMC_RIRQS) /* MMC RX Interrupt Status Register */#define bfin_read_EMAC_MMC_RIRQS()     bfin_read32(EMAC_MMC_RIRQS)#define bfin_write_EMAC_MMC_RIRQS(val) bfin_write32(EMAC_MMC_RIRQS, val)#define pEMAC_MMC_RIRQE                ((uint32_t volatile *)EMAC_MMC_RIRQE) /* MMC RX Interrupt Enables Register */#define bfin_read_EMAC_MMC_RIRQE()     bfin_read32(EMAC_MMC_RIRQE)#define bfin_write_EMAC_MMC_RIRQE(val) bfin_write32(EMAC_MMC_RIRQE, val)#define pEMAC_MMC_TIRQS                ((uint32_t volatile *)EMAC_MMC_TIRQS) /* MMC TX Interrupt Status Register */#define bfin_read_EMAC_MMC_TIRQS()     bfin_read32(EMAC_MMC_TIRQS)#define bfin_write_EMAC_MMC_TIRQS(val) bfin_write32(EMAC_MMC_TIRQS, val)#define pEMAC_MMC_TIRQE                ((uint32_t volatile *)EMAC_MMC_TIRQE) /* MMC TX Interrupt Enables Register */#define bfin_read_EMAC_MMC_TIRQE()     bfin_read32(EMAC_MMC_TIRQE)#define bfin_write_EMAC_MMC_TIRQE(val) bfin_write32(EMAC_MMC_TIRQE, val)#define pEMAC_RXC_OK                   ((uint32_t volatile *)EMAC_RXC_OK) /* RX Frame Successful Count */#define bfin_read_EMAC_RXC_OK()        bfin_read32(EMAC_RXC_OK)#define bfin_write_EMAC_RXC_OK(val)    bfin_write32(EMAC_RXC_OK, val)#define pEMAC_RXC_FCS                  ((uint32_t volatile *)EMAC_RXC_FCS) /* RX Frame FCS Failure Count */#define bfin_read_EMAC_RXC_FCS()       bfin_read32(EMAC_RXC_FCS)#define bfin_write_EMAC_RXC_FCS(val)   bfin_write32(EMAC_RXC_FCS, val)#define pEMAC_RXC_ALIGN                ((uint32_t volatile *)EMAC_RXC_ALIGN) /* RX Alignment Error Count */#define bfin_read_EMAC_RXC_ALIGN()     bfin_read32(EMAC_RXC_ALIGN)#define bfin_write_EMAC_RXC_ALIGN(val) bfin_write32(EMAC_RXC_ALIGN, val)#define pEMAC_RXC_OCTET                ((uint32_t volatile *)EMAC_RXC_OCTET) /* RX Octets Successfully Received Count */#define bfin_read_EMAC_RXC_OCTET()     bfin_read32(EMAC_RXC_OCTET)#define bfin_write_EMAC_RXC_OCTET(val) bfin_write32(EMAC_RXC_OCTET, val)#define pEMAC_RXC_DMAOVF               ((uint32_t volatile *)EMAC_RXC_DMAOVF) /* Internal MAC Sublayer Error RX Frame Count */#define bfin_read_EMAC_RXC_DMAOVF()    bfin_read32(EMAC_RXC_DMAOVF)#define bfin_write_EMAC_RXC_DMAOVF(val) bfin_write32(EMAC_RXC_DMAOVF, val)#define pEMAC_RXC_UNICST               ((uint32_t volatile *)EMAC_RXC_UNICST) /* Unicast RX Frame Count */#define bfin_read_EMAC_RXC_UNICST()    bfin_read32(EMAC_RXC_UNICST)#define bfin_write_EMAC_RXC_UNICST(val) bfin_write32(EMAC_RXC_UNICST, val)