############################################################################## This system.ucf file is generated by Base System Builder based on the## settings in the selected Xilinx Board Definition file. Please add other## user constraints to this file based on customer design specifications.############################################################################Net sys_clk_pin LOC=AJ15;Net sys_clk_pin IOSTANDARD = LVCMOS25;Net sys_rst_pin LOC=AH5;Net sys_rst_pin IOSTANDARD = LVTTL;## System level constraintsNet sys_clk_pin TNM_NET = sys_clk_pin;TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;Net sys_rst_pin TIG;## FPGA pin constraintsNet fpga_0_RS232_Uart_1_RX_pin LOC=AJ8;Net fpga_0_RS232_Uart_1_RX_pin IOSTANDARD = LVCMOS25;Net fpga_0_RS232_Uart_1_TX_pin LOC=AE7;Net fpga_0_RS232_Uart_1_TX_pin IOSTANDARD = LVCMOS25;Net fpga_0_RS232_Uart_1_TX_pin SLEW = SLOW;Net fpga_0_RS232_Uart_1_TX_pin DRIVE = 12;Net fpga_0_SysACE_CompactFlash_SysACE_CLK_pin LOC=AH15;Net fpga_0_SysACE_CompactFlash_SysACE_CLK_pin PERIOD = 30000 ps;Net fpga_0_SysACE_CompactFlash_SysACE_CLK_pin IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<0> LOC=AF21;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<0> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<0> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<0> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<1> LOC=AG21;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<1> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<1> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<1> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<2> LOC=AC19;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<2> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<2> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<2> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<3> LOC=AD19;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<3> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<3> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<3> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<4> LOC=AE22;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<4> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<4> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<4> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<5> LOC=AE21;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<5> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<5> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<5> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<6> LOC=AH22;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<6> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<6> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<6> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> LOC=AE15;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<1> LOC=AD15;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<1> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<1> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<1> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<2> LOC=AG14;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<2> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<2> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<2> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<3> LOC=AF14;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<3> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<3> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<3> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<4> LOC=AE14;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<4> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<4> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<4> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<5> LOC=AD14;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<5> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<5> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<5> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<6> LOC=AC15;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<6> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<6> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<6> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<7> LOC=AB15;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<7> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<7> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<7> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> LOC=AJ9;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<9> LOC=AH9;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<9> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<9> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<9> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<10> LOC=AE10;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<10> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<10> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<10> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<11> LOC=AE9;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<11> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<11> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<11> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<12> LOC=AD12;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<12> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<12> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<12> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<13> LOC=AC12;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<13> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<13> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<13> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<14> LOC=AG10;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<14> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<14> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<14> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<15> LOC=AF10;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<15> IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<15> SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<15> DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_CEN_pin LOC=AB16;Net fpga_0_SysACE_CompactFlash_SysACE_CEN_pin IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_CEN_pin SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_CEN_pin DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_OEN_pin LOC=AD17;Net fpga_0_SysACE_CompactFlash_SysACE_OEN_pin IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_OEN_pin SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_OEN_pin DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_WEN_pin LOC=AC16;Net fpga_0_SysACE_CompactFlash_SysACE_WEN_pin IOSTANDARD = LVCMOS25;Net fpga_0_SysACE_CompactFlash_SysACE_WEN_pin SLEW = SLOW;Net fpga_0_SysACE_CompactFlash_SysACE_WEN_pin DRIVE = 8;Net fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin LOC=AD16;Net fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin IOSTANDARD = LVCMOS25;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<12> LOC=M25;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<12> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<11> LOC=N25;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<11> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<10> LOC=L26;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<10> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<9> LOC=M29;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<9> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<8> LOC=K30;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<8> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<7> LOC=G25;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<7> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<6> LOC=G26;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<6> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<5> LOC=D26;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<5> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<4> LOC=J24;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<4> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<3> LOC=K24;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<3> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<2> LOC=F28;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<2> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<1> LOC=F30;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<1> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<0> LOC=M24;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<0> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr_pin<1> LOC=M26;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr_pin<1> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr_pin<0> LOC=K26;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr_pin<0> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CASn_pin LOC=L27;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CASn_pin IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CKE_pin LOC=R26;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CKE_pin IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CSn_pin LOC=R24;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CSn_pin IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_RASn_pin LOC=N29;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_RASn_pin IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_WEn_pin LOC=N26;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_WEn_pin IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<7> LOC=U26;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<7> IOSTANDARD = SSTL2_II;Net fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<6> LOC=V29;