[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\readme.txt]
File Time Hi=29639210
File Time Lo=330723840
Enabled=1
[file:.\src\Fpga.bde]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\A8051_exp.bde]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\8051\registers.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\8051\InternalProgramMemory.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\8051\Timers.VHD]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\8051\Console.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\8051\AL8051.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\Types.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\display.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\keyboard.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\pr_sr_register.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\ram.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\Latch.vhd]
File Time Hi=29639210
File Time Lo=330723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\TestBench\display_TB.vhd]
File Time Hi=29639210
File Time Lo=350723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\TestBench\display_TB_runtest.do]
File Time Hi=29639210
File Time Lo=350723840
Enabled=1
[file:.\src\Devices\TestBench\keyboard_TB.vhd]
File Time Hi=29639210
File Time Lo=350723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\TestBench\keyboard_TB_runtest.do]
File Time Hi=29639210
File Time Lo=350723840
Enabled=1
[file:.\src\Devices\TestBench\pr_sr_register_TB.vhd]
File Time Hi=29639210
File Time Lo=350723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\TestBench\pr_sr_register_TB_runtest.do]
File Time Hi=29639210
File Time Lo=350723840
Enabled=1
[file:.\src\Devices\TestBench\ram_TB.vhd]
File Time Hi=29639210
File Time Lo=350723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\TestBench\ram_TB_runtest.do]
File Time Hi=29639210
File Time Lo=350723840
Enabled=1
[file:.\src\Devices\TestBench\Latch_TB.vhd]
File Time Hi=29639210
File Time Lo=350723840
STATE=Compiled
Enabled=1
[file:.\src\Devices\TestBench\Latch_TB_runtest.do]
File Time Hi=29639210
File Time Lo=350723840
Enabled=1
[file:.\src\TestBench\A8051_exp_TB.vhd]
File Time Hi=29639210
File Time Lo=350723840
STATE=Compiled
Enabled=1
[file:.\src\TestBench\A8051_exp_TB_behavior.do]
File Time Hi=29639210
File Time Lo=350723840
Enabled=1
[file:.\compile\Fpga.vhd]
Generated=TRUE
File Time Lo=1000298288
File Time Hi=29737847
Enabled=1
State=Compiled
[file:.\compile\A8051_exp.vhd]
Generated=TRUE
File Time Lo=1008579538
File Time Hi=29737847
Enabled=1
State=Compiled