library verilog;use verilog.vl_types.all;entity USER_CORE8051 is    port(        reset           : in     vl_logic;        clk48m          : in     vl_logic;        port0o          : out    vl_logic_vector(7 downto 0)    );end USER_CORE8051;