?? hardware.lst
字號:
/////////////////////////////////////////////////////////////////
// Note: This register map to the P_INT_Ctrl(0x7010)
// User's interrupt setting have to combine with this register
// while co-work with SACM library.
//
// See. following function for example:
// F_SP_SACM_A2000_Init_:
// F_SP_SACM_S480_Init_:
// F_SP_SACM_S240_Init_:
// F_SP_SACM_MS01_Init_:
// F_SP_SACM_DVR_Init_:
//////////////////////////////////////////////////
000001A8 .IRAM
.PUBLIC R_InterruptStatus
000001A8 00 00 .VAR R_InterruptStatus = 0 //
//////////////////////////////////////////////////
.DEFINE C_RampDelayTime 32
.DEFINE C_QueueSize 144
000001A9 00 00 .VAR R_Queue
000001AA 00 00 00 00 .DW C_QueueSize-1 DUP(0)
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00
00000239 00 00 .VAR R_ReadIndex
0000023A 00 00 .VAR R_WriteIndex
0000BC08 .CODE
///////////////////////////////////////////
// Function: Initial Queue
// Destory: R1,r2
///////////////////////////////////////////
_SP_InitQueue: .PROC
_SP_InitQueue_A2000:
_SP_InitQueue_S480:
_SP_InitQueue_S240:
_SP_InitQueue_MS01:
_SP_InitQueue_DVR:
F_SP_InitQueue_A2000:
F_SP_InitQueue_S480:
F_SP_InitQueue_S240:
F_SP_InitQueue_MS01:
F_SP_InitQueue_DVR:
F_SP_InitQueue:
0000BC08 09 93 A9 01 r1 = R_Queue
0000BC0A 40 94 r2 = 0
L_ClearQueueLoop?:
0000BC0B D1 D4 [r1++] = r2
0000BC0C 09 43 39 02 cmp r1, R_Queue+C_QueueSize
0000BC0E 44 4E jne L_ClearQueueLoop?
0000BC0F 40 92 r1 = 0
0000BC10 19 D3 39 02 [R_ReadIndex] = r1
0000BC12 19 D3 3A 02 [R_WriteIndex] = r1
0000BC14 90 9A RETF
.ENDP
///////////////////////////////////////////
// Function: Get a data form Queue
// Output: R1: Data
// R2: return value
// Destory: R1,R2
///////////////////////////////////////////
F_SP_ReadQueue_A2000:
F_SP_ReadQueue_S480:
F_SP_ReadQueue_S240:
F_SP_ReadQueue_MS01:
F_SP_ReadQueue_DVR:
F_SP_ReadQueue:
0000BC15 12 95 39 02 r2 = [R_ReadIndex]
0000BC17 12 45 3A 02 cmp r2,[R_WriteIndex]
0000BC19 0D 5E je L_RQ_QueueEmpty
0000BC1A 0A 05 A9 01 r2 += R_Queue // get queue data address
0000BC1C C2 92 r1 = [r2]
0000BC1D 12 95 39 02 r2 = [R_ReadIndex]
0000BC1F 41 04 r2 += 1
0000BC20 0A 45 90 00 cmp r2, C_QueueSize
0000BC22 01 4E jne L_RQ_NotQueueBottom
0000BC23 40 94 r2 = 0
L_RQ_NotQueueBottom:
0000BC24 1A D5 39 02 [R_ReadIndex] = r2
//r2 = 0x0000 // get queue data
0000BC26 90 9A retf
L_RQ_QueueEmpty:
//r2 = 0x8000 // queue empty
0000BC27 90 9A retf
///////////////////////////////////////////
// Function: Get a data from Queue but do
// not change queue index
// R1: output
// Destory: R1,R2
///////////////////////////////////////////
F_SP_ReadQueue_NIC:
F_SP_ReadQueue_NIC_A2000:
F_SP_ReadQueue_NIC_S480:
F_SP_ReadQueue_NIC_S240:
F_SP_ReadQueue_NIC_MS01:
F_SP_ReadQueue_NIC_DVR:
0000BC28 12 95 39 02 r2 = [R_ReadIndex]
0000BC2A 12 45 3A 02 cmp r2,[R_WriteIndex]
0000BC2C 03 5E je L_RQ_QueueEmpty?
0000BC2D 0A 05 A9 01 r2 += R_Queue // get queue data index
0000BC2F C2 92 r1 = [r2]
L_RQ_QueueEmpty?:
0000BC30 90 9A RETF
///////////////////////////////////////////
// Function: Put a data to Queue
// R1: Input
// Destory: R1,R2
///////////////////////////////////////////
F_SP_WriteQueue_A2000:
F_SP_WriteQueue_S480:
F_SP_WriteQueue_S240:
F_SP_WriteQueue_MS01:
F_SP_WriteQueue_DVR:
F_SP_WriteQueue:
0000BC31 12 95 3A 02 r2 = [R_WriteIndex] // put data to queue
0000BC33 0A 05 A9 01 r2 += R_Queue
0000BC35 C2 D2 [r2] = r1
0000BC36 12 95 3A 02 r2 = [R_WriteIndex]
0000BC38 41 04 r2 += 1
0000BC39 0A 45 90 00 cmp r2, C_QueueSize
0000BC3B 01 4E jne L_WQ_NotQueueBottom
0000BC3C 40 94 r2 = 0
L_WQ_NotQueueBottom:
0000BC3D 1A D5 3A 02 [R_WriteIndex] = r2
0000BC3F 90 9A RETF
///////////////////////////////////////////
// Function: Test Queue Status
// o/p: R1
// Destory: R1
///////////////////////////////////////////
F_SP_TestQueue_A2000:
F_SP_TestQueue_S480:
F_SP_TestQueue_S240:
F_SP_TestQueue_MS01:
F_SP_TestQueue_DVR:
F_SP_TestQueue:
//... Test Queue Empty ...
0000BC40 11 93 39 02 r1 = [R_ReadIndex]
0000BC42 11 43 3A 02 cmp r1,[R_WriteIndex]
0000BC44 12 5E je L_TQ_QueueEmpty
//... Test Queue Full ...
0000BC45 11 93 39 02 r1 = [R_ReadIndex] // For N Queue Full: 1.R=0 and W=N-1 2. R<>0 and W=R-1
0000BC47 05 4E jnz L_TQ_JudgeCond2
0000BC48 11 93 3A 02 r1 = [R_WriteIndex]
0000BC4A 09 43 8F 00 cmp r1, C_QueueSize-1 // Cond1
0000BC4C 08 5E je L_TQ_QueueFull
L_TQ_JudgeCond2:
0000BC4D 11 93 39 02 r1 = [R_ReadIndex]
0000BC4F 41 22 r1 -=1
0000BC50 11 43 3A 02 cmp r1,[R_WriteIndex]
0000BC52 02 5E je L_TQ_QueueFull
0000BC53 40 92 r1 = 0 // not Full, not empty
0000BC54 90 9A retf
L_TQ_QueueFull:
0000BC55 41 92 r1 = 1 // full
0000BC56 90 9A retf
L_TQ_QueueEmpty:
0000BC57 42 92 r1 = 2 // empty
0000BC58 90 9A retf
///////////////////////////////////////////////////////////////////////////////
// Function: The partial code of hardware setting of SACM_A2000_Initial()
?? 快捷鍵說明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -