00000000 W __heap_end
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
00000026 T __ctors_end
00000026 T __ctors_start
00000026 T __dtors_end
00000026 T __dtors_start
00000026 W __init
00000032 T __do_copy_data
0000003d a __SP_L__
0000003e t .do_copy_data_loop
0000003e a __SP_H__
0000003f a __SREG__
00000042 t .do_copy_data_start
00000048 T __do_clear_bss
00000050 t .do_clear_bss_loop
00000052 t .do_clear_bss_start
0000005a T __bad_interrupt
0000005a W __vector_10
0000005a W __vector_12
0000005a W __vector_13
0000005a W __vector_14
0000005a W __vector_15
0000005a W __vector_16
0000005a W __vector_17
0000005a W __vector_18
0000005a W __vector_2
0000005a W __vector_3
0000005a W __vector_4
0000005a W __vector_5
0000005a W __vector_6
0000005a W __vector_7
0000005a W __vector_8
0000005a W __vector_9
0000005c T port_init
0000006c T uart_init
00000080 T SPI_MasterInit
0000008c T SPI_transmit
00000094 T SPI_receive
000000a0 T __vector_11
000000b4 T put1char
000000bc T get1char
000000c6 T puts
000000ea T putstr
00000106 T delay_1us
00000118 T delay_nus
0000012e T delay_1ms
00000144 T delay_nms
0000015a T write_tx_address
00000186 T write_tx_payload
000001b2 T read_rx_payload
000001e8 T send_rx_data_to_pc
0000020a T send_rf_data
00000220 T transmit_mode
0000022e T receive_mode
0000023c T read_config
00000266 T write_config
00000290 T nrf905_init
000002b6 T __vector_1
00000304 T main
0000037c A __data_load_start
0000037c T _etext
0000038a A __data_load_end
0000045f W __stack
00800060 D __data_start
00800060 D config_reg_buf
0080006a D tx_address_reg_buf
0080006e B __bss_start
0080006e D __data_end
0080006e D _edata
0080006e B re_ok
0080006f B xxx
00800079 B rx_data_buf
00800099 B tx_data_buf
008000b9 B __bss_end
008000b9 ? _end
00810000 ? __eeprom_end