00000000 W __heap_end
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
00000026 T __ctors_end
00000026 T __ctors_start
00000026 T __dtors_end
00000026 T __dtors_start
00000026 W __init
00000026 T __trampolines_end
00000026 T __trampolines_start
00000032 T __do_copy_data
00000034 a __CCP__
0000003d a __SP_L__
0000003e t .do_copy_data_loop
0000003e a __SP_H__
0000003f a __SREG__
00000042 t .do_copy_data_start
00000048 T __do_clear_bss
00000050 t .do_clear_bss_loop
00000052 t .do_clear_bss_start
0000005c T __bad_interrupt
0000005c W __vector_1
0000005c W __vector_10
0000005c W __vector_12
0000005c W __vector_14
0000005c W __vector_15
0000005c W __vector_16
0000005c W __vector_17
0000005c W __vector_18
0000005c W __vector_2
0000005c W __vector_3
0000005c W __vector_4
0000005c W __vector_5
0000005c W __vector_6
0000005c W __vector_7
0000005c W __vector_8
0000005c W __vector_9
0000005e T USART_Init
0000006e T USART_Transmit
00000078 T USART_Receive
00000080 T __vector_11
0000009e T __vector_13
000000b4 T delay_us
0000010c T ads_senddata
00000116 T ad_write
0000018a T ad_read
00000284 T ADS1256
000002b0 T ads_sum
000002dc T SPI_MasterInit
000002f4 T port
000002fe T main
000003f0 T __udivmodsi4
000003fc t __udivmodsi4_loop
00000416 t __udivmodsi4_ep
00000434 T _exit
00000434 W exit
00000436 t __stop_program
00000438 A __data_load_end
00000438 A __data_load_start
00000438 T _etext
0000045f W __stack
00800060 B __bss_start
00800060 B __data_end
00800060 B __data_start
00800060 B _edata
00800060 B sum
00800061 B __bss_end
00800061 N _end
00810000 N __eeprom_end