--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 2.785 ns
From           : Data[0]
To             : myram:Ram|altsyncram:altsyncram_component|altsyncram_dlc1:auto_generated|ram_block1a0~porta_datain_reg0
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 15.689 ns
From           : myram:Ram|altsyncram:altsyncram_component|altsyncram_dlc1:auto_generated|ram_block1a0~porta_address_reg4
To             : SEG_DATA[4]
From Clock     : SW_A
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 13.526 ns
From           : Address[4]
To             : SEG_DATA[4]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.703 ns
From           : Address[1]
To             : myram:Ram|altsyncram:altsyncram_component|altsyncram_dlc1:auto_generated|ram_block1a0~porta_address_reg1
From Clock     : --
To Clock       : SW_A
Failed Paths   : 0

Type           : Clock Setup: 'SW_A'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 200.00 MHz ( period = 5.000 ns )
From           : myram:Ram|altsyncram:altsyncram_component|altsyncram_dlc1:auto_generated|ram_block1a0~porta_datain_reg7
To             : myram:Ram|altsyncram:altsyncram_component|altsyncram_dlc1:auto_generated|ram_block1a7~porta_memory_reg0
From Clock     : SW_A
To Clock       : SW_A
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 200.00 MHz ( period = 5.000 ns )
From           : myram:Ram|altsyncram:altsyncram_component|altsyncram_dlc1:auto_generated|ram_block1a0~porta_datain_reg7
To             : myram:Ram|altsyncram:altsyncram_component|altsyncram_dlc1:auto_generated|ram_block1a7~porta_memory_reg0
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------