中文版詳情瀏覽：http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
標(biāo)簽： UltraScale Xilinx 架構(gòu)
上傳時(shí)間： 2013-11-21
上傳用戶：wxqman
Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptable. For example, if the circuit powers up in an invalid state, or the circuit is in an extreme working environment and a glitch sends it into an undesired state, the circuit may never get back to its normal operating condition.
標(biāo)簽： Creating Machines Mentor State
上傳時(shí)間： 2013-11-02
上傳用戶：xauthu
最新的支持向量機(jī)工具箱，有了它會(huì)很方便 1. Find time to write a proper list of things to do! 2. Documentation. 3. Support Vector Regression. 4. Automated model selection. REFERENCES ========== [1] V.N. Vapnik, "The Nature of Statistical Learning Theory", Springer-Verlag, New York, ISBN 0-387-94559-8, 1995. [2] J. C. Platt, "Fast training of support vector machines using sequential minimal optimization", in Advances in Kernel Methods - Support Vector Learning, (Eds) B. Scholkopf, C. Burges, and A. J. Smola, MIT Press, Cambridge, Massachusetts, chapter 12, pp 185-208, 1999. [3] T. Joachims, "Estimating the Generalization Performance of a SVM Efficiently", LS-8 Report 25, Universitat Dortmund, Fachbereich Informatik, 1999.
上傳時(shí)間： 2013-12-16
上傳用戶：亞亞娟娟123
用JAVA語(yǔ)言編寫，包括PSO（Particle swarm optimization, 中文譯名為粒子群優(yōu)化或微粒群算法), DE (Differential evolution, 中文譯名為差分進(jìn)化或差異演化)等算法，有一些不帶約束和帶約束的算例（如Michelawicz的幾個(gè)問(wèn)題）。使用說(shuō)明見(jiàn)usage.txt、RUNExample.bat和程序中的注釋。
上傳時(shí)間： 2014-01-06
上傳用戶：agent
包括了汽車安全系統(tǒng)、多媒體和汽車網(wǎng)絡(luò)；未來(lái)汽車信息終端平臺(tái)研制，智能無(wú)線通訊在促進(jìn)汽車安全應(yīng)用中的作用，汽車電子檢測(cè)平臺(tái)，以及風(fēng)河公司的Device Software optimization and Wind River Automotive等，高端研討，值得一看。
標(biāo)簽： 汽車安全系統(tǒng) 多媒體 信息終端 汽車
上傳時(shí)間： 2014-01-06
上傳用戶：jkhjkh1982
-PID controller has been extensively used in the industrial world. But in this controller it is difficult to tune the PID gains. We apply the genetic algorithm(GA) to tune the PID gains. The GA is an optimization algorithm using the biotic genetics.
標(biāo)簽： controller extensively industrial world
上傳時(shí)間： 2014-01-07
上傳用戶：爺?shù)臍赓|(zhì)
The EM algorithm is short for Expectation-Maximization algorithm. It is based on an iterative optimization of the centers and widths of the kernels. The aim is to optimize the likelihood that the given data points are generated by a mixture of Gaussians. The numbers next to the Gaussians give the relative importance (amplitude) of each component.
標(biāo)簽： algorithm Expectation-Maximization iterative optimi
上傳時(shí)間： 2015-06-17
上傳用戶：獨(dú)孤求源
The cable compensation system is an experiment system that performs simulations of partial or microgravity environments on earth. It is a highly nonlinear and complex system.In this paper, a network based on the theory of the Fuzzy Cerebellum Model Articulation Controller(FCMAC) is proposed to control this cable compensation system. In FCMAC ,without appropriate learning rate, the control system based on FCMAC will become unstable or its convergence speed will become slow.In order to guarantee the convergence of tracking error, we present a new kind of optimization based on adaptive GA for selecting learning rate.Furthermore, this approach is evaluated and its performance is discussed.The simulation results shows that performance of the FCMAC based the proposed method is stable and more effective.
標(biāo)簽： system compensation simulations experiment
上傳時(shí)間： 2015-08-26
上傳用戶：希醬大魔王
in this paper,wo propose an extension of the zerotree-based space-frequency quantization algorithm by adding a wedgelet symbol to its tree-pruning optimization.
標(biāo)簽： space-frequency zerotree-based quantization algorithm
上傳時(shí)間： 2015-10-22
上傳用戶：yxgi5
Beginning with an overview of SQL Server 2000, this book discusses online transaction processing (OLTP) and online analytical processing (OLAP), features a tour of different SQL Server releases, and offers a guide to installation. The author describes and demonstrates the changes since SQL Server 7.0, thoroughly exploring SQL Server 2000 s capacity as a Web-enabled database server. Readers are then immersed in advanced database administration topics such as performance optimization and debugging techniques.
標(biāo)簽： transaction processing Beginning discusses
上傳時(shí)間： 2013-11-28
上傳用戶：eclipse
蟲蟲下載站版權(quán)所有 京ICP備2021023401號(hào)-1
