One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assignments should be used. This paper details how Verilog blocking andnonblocking assignments are scheduled, gives important coding guidelines to infer correctsynthesizable logic and details coding styles to avoid Verilog simulation race CONDITIONS
上傳時(shí)間： 2013-11-01
上傳用戶：xzt
In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race CONDITIONS in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.
標(biāo)簽： Efficient Verilog Digital Coding
上傳時(shí)間： 2013-11-23
上傳用戶：我干你啊
Semiconductor memory, card readers, microprocessors,disc drives, piezoelectric devices and digitally based systemsfurnish transient loads that a voltage regulator mustservice. Ideally, regulator output is invariant during a loadtransient. In practice, some variation is encountered andbecomes problematic if allowable operating voltage tolerancesare exceeded. This mandates testing the regulatorand its associated support components to verify desiredperformance under transient loading CONDITIONS. Variousmethods are employable to generate transient loads, allowingobservation of regulator response
標(biāo)簽： 如何測(cè)試 穩(wěn)壓器 瞬態(tài)響應(yīng) 負(fù)載
上傳時(shí)間： 2013-11-21
上傳用戶：semi1981
a full 3D simulation of electromagnetic waves with efficient absorbing boundary a full 3D simulation of electromagnetic waves with efficient absorbing boundary CONDITIONS SYNOPSIS
標(biāo)簽： simulation full electromagnetic efficient
上傳時(shí)間： 2015-02-16
上傳用戶：songrui
TOYFDTD1 is a stripped-down minimalist, 3D FDTD code demonstrating the basic tasks in implementing a simple 3D FDTD simulation. An idealized rectangular waveguide is modeled by treating the interior of the mesh as free space and enforcing PEC CONDITIONS on the faces of the mesh. A simplified plane wave source is inserted at one end. First released 12 April 1999. Version 1.03 released 2 December 1999.
標(biāo)簽： demonstrating stripped-down implementing minimalist
上傳時(shí)間： 2013-12-21
上傳用戶：無聊來刷下
This simple simulation of a pulse traveling down a parallel-plate guide makes a handy test code for initial experiments with boundary CONDITIONS. ToyFDTD3 adds some simple features to ToyFDTD1: A PMC boundary condition, a sinusoidal pulse source, and output tracking a single point in the mesh. Released 15 June 1999.
標(biāo)簽： parallel-plate simulation traveling simple
上傳時(shí)間： 2015-04-06
上傳用戶：stella2015
This a very simple Yee algorithm 3D FDTD code in C implementing the free space form of Maxwell s equations on a Cartesian grid. There are no internal materials or geometry. The code as delivered simulates an idealized rectangular waveguide by treating the interior of the mesh as free space/air and enforcing PEC (Perfect Electric Conductor) CONDITIONS on the faces of the mesh.
標(biāo)簽： implementing algorithm Maxwell simple
上傳時(shí)間： 2015-05-14
上傳用戶：水中浮云
這是sun公司的程序員考試書籍（英文版的pdf） 還有模擬考試安裝盤，和視頻！我將稍后發(fā)布！ READ THIS AGREEMENT CAREFULLY. IF YOU AGREE TO ALL THE TERMS AND CONDITIONS SET FORTH BELOW AND ARE WILLING TO BE LEGALLY BOUND BY THEM, PRESS THE I AGREE BUTTON TO CONTINUE WITH THE SETUP. IF YOU DO NOT AGREE TO SUCH TERMS AND CONDITIONS, PRESS THE I DON T AGREE BUTTON TO ABORT THE INSTALLATION.
上傳時(shí)間： 2015-05-25
上傳用戶：ccclll
This file came from Planet-Source-Code.com...the home millions of lines of source code You can view comments on this code/and or vote on it at: http://www.Planet-Source-Code.com/vb/scripts/ShowCode.asp?txtCodeId=58860&lngWId=1 The author may have retained certain copyrights to this code...please observe their request and the law by reviewing all copyright CONDITIONS at the above URL.
標(biāo)簽： Planet-Source-Code millions source lines
上傳時(shí)間： 2013-12-26
上傳用戶：dancnc
This a set of notes I put together for my Computer Architecture class in 1990. Students had a project in which they had to model a microprocessor architecture of their choice. They used these notes to learn VHDL. The notes cover the VHDL-87 version of the language. Not all of the language is covered (about 95％). You may use this booklet for your own personal learning purposes. You may not use it for profit (eg, selling copies of it, using it in a course for which people pay, etc). If you want to make use of it beyond these CONDITIONS, contact me and we can come to some arrangement.
標(biāo)簽： Architecture Computer Students together
上傳時(shí)間： 2014-01-15
上傳用戶：wxhwjf
蟲蟲下載站版權(quán)所有 京ICP備2021023401號(hào)-1
