-
The CAT28LV64 is a low voltage, low power, CMOS Parallel EEPROM organized as 8K x 8−bits. It requires a simple interface for in−system programming. On−chip address and data latches, self−timed write cycle with auto−clear and VCC power up/down write protection eliminate additional timing and protection hardware. DATA Polling and Toggle status bit signal the start and end of the self−timed write cycle. Additionally, the CAT28LV64 features hardware and software write protection.
標(biāo)簽：
EEPROM
64
CMOS
CAT
上傳時(shí)間：
2013-11-16
上傳用戶(hù)：浩子GG
-
Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you
solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce,
distribute, republish, download, display, post, or transmit the Documentation in any form or by any means
including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior
written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation.
Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx
assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections
or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be
provided to you in connection with the Information.
標(biāo)簽：
CPLD
上傳時(shí)間：
2013-10-22
上傳用戶(hù)：李哈哈哈
-
The PCI Special Interest Group disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does the PCI Special Interest Group make a commitment to update the information contained herein.
標(biāo)簽：
PCI
總線(xiàn)
上傳時(shí)間：
2013-11-01
上傳用戶(hù)：KSLYZ
-
The information in this specification is subject to change without notice.Use of this specification for product design requires an executed license agreement from the CompactFlashAssociation.The CompactFlash Association shall not be liable for technical or editorial errors or omissions contained herein; norfor incidental or consequential damages resulting from the furnishing, performance, or use of this material.All parts of the CompactFlash Specification are protected by copyright law and all rights are reserved. Thisdocumentation may not, in whole or in part, be copied, photocopied, reproduced, translated, or reduced to anyelectronic medium or machine readable form without prior consent, in writing, from the CompactFlash Association.The CFA logo is a trademark of the CompactFlash Association.Product names mentioned herein are for identification purposes only and may be trademarks and/or registeredtrademarks of their respective companies.© 1998-99, CompactFlash Association. All rights reserved.
標(biāo)簽：
技術(shù)資料
上傳時(shí)間：
2013-10-08
上傳用戶(hù)：stewart·
-
Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol.
標(biāo)簽：
Cadence
英文
教程
上傳時(shí)間：
2014-12-31
上傳用戶(hù)：hustfanenze
-
Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in
標(biāo)簽：
Allegro-Design-Editor-Tutorial_ad
e_tut
上傳時(shí)間：
2013-11-11
上傳用戶(hù)：yulg
-
Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol.
標(biāo)簽：
Cadence
英文
教程
上傳時(shí)間：
2013-10-14
上傳用戶(hù)：chukeey
-
Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you
solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce,
distribute, republish, download, display, post, or transmit the Documentation in any form or by any means
including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior
written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation.
Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx
assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections
or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be
provided to you in connection with the Information.
標(biāo)簽：
CPLD
上傳時(shí)間：
2014-12-05
上傳用戶(hù)：qazxsw
-
Silicon Motion, Inc. has made best efforts to ensure that the information contained in this document is accurate andreliable. However, the information is subject to change without notice. No responsibility is assumed by SiliconMotion, Inc. for the use of this information, nor for infringements of patents or other rights of third parties.Copyright NoticeCopyright 2002, Silicon Motion, Inc. All rights reserved. No part of this publication may be reproduced, photocopied,or transmitted in any form, without the prior written consent of Silicon Motion, Inc. Silicon Motion, Inc. reserves theright to make changes to the product specification without reservation and without notice to our users
標(biāo)簽：
GUIDELINES
LAYOUT
320
PCB
上傳時(shí)間：
2013-10-10
上傳用戶(hù)：manga135
-
PCB 被動(dòng)組件的隱藏特性解析
傳統(tǒng)上，EMC一直被視為「黑色魔術(shù)（black magic）」。其實(shí)，EMC是可以藉由數(shù)學(xué)公式來(lái)理解的。不過(guò)，縱使有數(shù)學(xué)分析方法可以利用，但那些數(shù)學(xué)方程式對(duì)實(shí)際的EMC電路設(shè)計(jì)而言，仍然太過(guò)復(fù)雜了。幸運(yùn)的是，在大多數(shù)的實(shí)務(wù)工作中，工程師并不需要完全理解那些復(fù)雜的數(shù)學(xué)公式和存在于EMC規(guī)范中的學(xué)理依據(jù)，只要藉由簡(jiǎn)單的數(shù)學(xué)模型，就能夠明白要如何達(dá)到EMC的要求。本文藉由簡(jiǎn)單的數(shù)學(xué)公式和電磁理論，來(lái)說(shuō)明在印刷電路板（PCB）上被動(dòng)組件（passivecomponent）的隱藏行為和特性，這些都是工程師想讓所設(shè)計(jì)的電子產(chǎn)品通過(guò)EMC標(biāo)準(zhǔn)時(shí)，事先所必須具備的基本知識(shí)。導(dǎo)線(xiàn)和PCB走線(xiàn)導(dǎo)線(xiàn)（wire）、走線(xiàn)（trace）、固定架……等看似不起眼的組件，卻經(jīng)常成為射頻能量的最佳發(fā)射器（亦即，EMI的來(lái)源）。每一種組件都具有電感，這包含硅芯片的焊線(xiàn)（bond wire）、以及電阻、電容、電感的接腳。每根導(dǎo)線(xiàn)或走線(xiàn)都包含有隱藏的寄生電容和電感。這些寄生性組件會(huì)影響導(dǎo)線(xiàn)的阻抗大小，而且對(duì)頻率很敏感。依據(jù)LC 的值（決定自共振頻率）和PCB走線(xiàn)的長(zhǎng)度，在某組件和PCB走線(xiàn)之間，可以產(chǎn)生自共振（self-resonance），因此，形成一根有效率的輻射天線(xiàn)。在低頻時(shí)，導(dǎo)線(xiàn)大致上只具有電阻的特性。但在高頻時(shí)，導(dǎo)線(xiàn)就具有電感的特性。因?yàn)樽兂筛哳l后，會(huì)造成阻抗大小的變化，進(jìn)而改變導(dǎo)線(xiàn)或PCB 走線(xiàn)與接地之間的EMC 設(shè)計(jì)，這時(shí)必需使用接地面（ground plane）和接地網(wǎng)格（ground grid）。導(dǎo)線(xiàn)和PCB 走線(xiàn)的最主要差別只在于，導(dǎo)線(xiàn)是圓形的，走線(xiàn)是長(zhǎng)方形的。導(dǎo)線(xiàn)或走線(xiàn)的阻抗包含電阻R和感抗XL = 2πfL，在高頻時(shí)，此阻抗定義為Z = R + j XL j2πfL，沒(méi)有容抗Xc = 1/2πfC存在。頻率高于100 kHz以上時(shí)，感抗大于電阻，此時(shí)導(dǎo)線(xiàn)或走線(xiàn)不再是低電阻的連接線(xiàn)，而是電感。一般而言，在音頻以上工作的導(dǎo)線(xiàn)或走線(xiàn)應(yīng)該視為電感，不能再看成電阻，而且可以是射頻天線(xiàn)。
標(biāo)簽：
PCB
被動(dòng)組件
上傳時(shí)間：
2013-11-16
上傳用戶(hù)：極客
