An introductory course on programming PIC microcontrollers. The reader should have some knowledge of digital logic.
標(biāo)簽： microcontrollers introductory programming knowledge
上傳時(shí)間： 2017-08-13
上傳用戶(hù)：gxrui1991
If you have not registered, Please [regist first].You should upload at least five sourcecodes/documents. (upload 5 files, you can download 200 files).
標(biāo)簽： sourcecodes registered Please docume
上傳時(shí)間： 2014-01-07
上傳用戶(hù)：1109003457
If you have not registered, Please [regist first].You should upload at least five sourcecodes/documents. (upload 5 files, you can download 200 files).
標(biāo)簽： sourcecodes registered Please docume
上傳時(shí)間： 2013-12-19
上傳用戶(hù)：litianchu
This is a simple operating system source code in assembly langauge, you should compile the files in the rar with MASM, and put them in one image (kernel follows loader) and test it with vmware.
標(biāo)簽： operating assembly langauge compile
上傳時(shí)間： 2013-12-17
上傳用戶(hù)：源弋弋
Create Account Update Account Change Pin Transaction All data should be saved to the data base
標(biāo)簽： Account data Transaction Create
上傳時(shí)間： 2014-01-06
上傳用戶(hù)：yulg
The task in this assignment is to implement an airline routing system. Your system should be able to read in a ight network as a graph from a le, where airports are represented as vertices and ights between airports are represented as edges, take as input two airports and calculate the shortest route (ie path) between them.
標(biāo)簽： system assignment implement airline
上傳時(shí)間： 2017-09-07
上傳用戶(hù)：kiklkook
for entropy H = entropy(S) this command will evaluate the entropy of S, S should be row matrix H = entropy([X Y Z]) this command will find the joint entropy for the 3 variables H = entropy([X,Y],[Z,W]) this will find H(X,Y/Z,W).. you can use it for any combination of joint entropies Please validate this function before using it
標(biāo)簽： entropy evaluate command matrix
上傳時(shí)間： 2017-09-10
上傳用戶(hù)：caozhizhi
f you have not registered, Please [regist first].You should upload at least five sourcecodes/documents. (upload 5 files, you can download 200 files). Webmaster will activate your member account after checking your files. If you do not want to upload source code, you can join the [VIP member] to
標(biāo)簽： sourcecodes registered documen Please
上傳時(shí)間： 2017-09-13
上傳用戶(hù)：ljmwh2000
f you have not registered, Please [regist first].You should upload at least five sourcecodes/documents. (upload 5 files, you can download 200 files). Webmaster will activate your member account after checking your files. If you do not want to upload source code, you can join the [VIP member] to
標(biāo)簽： sourcecodes registered documen Please
上傳時(shí)間： 2014-01-16
上傳用戶(hù)：fandeshun
One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assignments should be used. This paper details how Verilog blocking andnonblocking assignments are scheduled, gives important coding guidelines to infer correctsynthesizable logic and details coding styles to avoid Verilog simulation race conditions
上傳時(shí)間： 2013-10-17
上傳用戶(hù)：tb_6877751
蟲(chóng)蟲(chóng)下載站版權(quán)所有 京ICP備2021023401號(hào)-1
<input id="6ygoc"></input>