This document contains a specification for a new low pin count bus interface, dubbed LPC, that will be added to future Intel chip-sets. The target audience for this document are system and component designers.
關注B站賬號,站內消息自動回復給您下載驗證碼。
前往 B站:半導體科技觀察
蟲蟲下載站版權所有 京ICP備2021023401號-1