相 關(guān) 資 源

• EDA Tools in FPGA免費(fèi)下載

  資源簡(jiǎn)介：EDA Tools in FPGA用于開(kāi)發(fā)FPGA的EDA工具:隨著集成電路和計(jì)算機(jī)技術(shù)的發(fā)展，越來(lái)越多的公司不斷的開(kāi)發(fā)出更加好用的EDA工具給廣大的

  標(biāo)簽： Tools FPGA EDA in

  上傳時(shí)間： 2013-04-24

  上傳用戶：ywqaxiwang

• Electronic design automation (EDA) company providing logic synthesis and analysis Tools for FPGA and免費(fèi)下載

  資源簡(jiǎn)介：Electronic design automation (EDA) company providing logic synthesis and analysis Tools for FPGA and ASIC designers.

  標(biāo)簽： Electronic automation and providing

  上傳時(shí)間： 2014-01-10

  上傳用戶：四只眼

• Network Tools in this exercise, you will make use of common network Tools. For each part below, cap免費(fèi)下載

  資源簡(jiǎn)介：Network Tools in this exercise, you will make use of common network Tools. For each part below, capture the appropriate program output and include it with your answers to the questions.

  標(biāo)簽： exercise Network network common

  上傳時(shí)間： 2013-12-11

  上傳用戶：ywqaxiwang

• teach how to use basic Tools in vc2005免費(fèi)下載

  資源簡(jiǎn)介：teach how to use basic Tools in vc2005

  標(biāo)簽： teach basic Tools 2005

  上傳時(shí)間： 2013-12-24

  上傳用戶：1583060504

• asFPGA is an assembler written for use in FPGA design. It can be easily modified for your instructio免費(fèi)下載

  資源簡(jiǎn)介：asFPGA is an assembler written for use in FPGA design. It can be easily modified for your instruction set. The ultimate goal of this software is to allow a FPGA designer to easily write assembly code for a custom instruction set.

  標(biāo)簽： instructio assembler for modified

  上傳時(shí)間： 2014-01-06

  上傳用戶：xinyuzhiqiwuwu

• 時(shí)鐘及現(xiàn)在的時(shí)間,有得setup the current time more of the powerful Tools in this 13-3.asm try to use it. Thank免費(fèi)下載

  資源簡(jiǎn)介：時(shí)鐘及現(xiàn)在的時(shí)間,有得setup the current time more of the powerful Tools in this 13-3.asm try to use it. Thanks

  標(biāo)簽： the powerful current setup

  上傳時(shí)間： 2014-01-06

  上傳用戶：cccole0605

• fft implementation help for implementing in FPGA and optimizing免費(fèi)下載

  資源簡(jiǎn)介：fft implementation help for implementing in FPGA and optimizing

  標(biāo)簽： implementation implementing optimizing help

  上傳時(shí)間： 2014-01-04

  上傳用戶：tuilp1a

• Description of a sistolic arhictecture for a FFT implementation in FPGA.免費(fèi)下載

  資源簡(jiǎn)介：Description of a sistolic arhictecture for a FFT implementation in FPGA.

  標(biāo)簽： implementation arhictecture Description sistolic

  上傳時(shí)間： 2013-12-17

  上傳用戶：佳期如夢(mèng)

• lcd_display use vhdl in FPGA免費(fèi)下載

  資源簡(jiǎn)介：lcd_display use vhdl in FPGA

  標(biāo)簽： lcd_display FPGA vhdl use

  上傳時(shí)間： 2014-12-08

  上傳用戶：R50974

• busybox smallest and full Tools in an emdsys免費(fèi)下載

  資源簡(jiǎn)介：busybox smallest and full Tools in an emdsys

  標(biāo)簽： smallest busybox emdsys Tools

  上傳時(shí)間： 2017-05-14

  上傳用戶：sdq_123

• FPGAcpld結(jié)構(gòu)分析 pga的EDA設(shè)計(jì)方法 FPGA中的微程序設(shè)計(jì) 復(fù)雜可編程邏輯器件cpld專題講座(Ⅴ)──cpld的應(yīng)用和實(shí)現(xiàn)數(shù)字邏 一種使用FPGA設(shè)計(jì)的DRAM控制器 用cpld器件實(shí)免費(fèi)下載

  資源簡(jiǎn)介：FPGAcpld結(jié)構(gòu)分析 pga的EDA設(shè)計(jì)方法 FPGA中的微程序設(shè)計(jì) 復(fù)雜可編程邏輯器件cpld專題講座(Ⅴ)──cpld的應(yīng)用和實(shí)現(xiàn)數(shù)字邏 一種使用FPGA設(shè)計(jì)的DRAM控制器 用cpld器件實(shí)現(xiàn)24位同步計(jì)數(shù)器的設(shè)計(jì)

  標(biāo)簽： cpld FPGA FPGAcpld DRAM

  上傳時(shí)間： 2017-07-20

  上傳用戶：ikemada

• Filter designed in FPGA免費(fèi)下載

  資源簡(jiǎn)介：Filter designed in FPGA

  標(biāo)簽： designed Filter FPGA in

  上傳時(shí)間： 2017-07-23

  上傳用戶：集美慧

• this is a code for converting bcd to 7segment in FPGA IC免費(fèi)下載

  資源簡(jiǎn)介：this is a code for converting bcd to 7segment in FPGA IC

  標(biāo)簽： converting 7segment this code

  上傳時(shí)間： 2017-08-17

  上傳用戶：xfbs821

• FPGAcpld結(jié)構(gòu)分析 FPGA的EDA設(shè)計(jì)方法免費(fèi)下載

  資源簡(jiǎn)介：FPGAcpld結(jié)構(gòu)分析 pga的EDA設(shè)計(jì)方法 FPGA中的微程序設(shè)計(jì) 復(fù)雜可編程邏輯器件cpld專題講座(Ⅴ)──cpld的應(yīng)用和實(shí)現(xiàn)數(shù)字邏 一種使用FPGA設(shè)計(jì)的DRAM控制器 用cpld器件實(shí)現(xiàn)24位同步計(jì)數(shù)器的設(shè)計(jì)

  標(biāo)簽： FPGAcpld FPGA EDA 結(jié)構(gòu)分析

  上傳時(shí)間： 2013-08-10

  上傳用戶：yph853211

• 基于FPGA的模糊PID控制算法的研究及實(shí)現(xiàn).rar免費(fèi)下載

  資源簡(jiǎn)介：PID算法自從問(wèn)世以來(lái)，一直受到廣泛的關(guān)注。隨著現(xiàn)代控制理論及智能控制技術(shù)的發(fā)展，PID算法也得到了長(zhǎng)足的發(fā)展。結(jié)合傳統(tǒng)的PID控制算法，針對(duì)特定的控制領(lǐng)域，出現(xiàn)了一些新的控制算法，模糊PID控制算法就是在此基礎(chǔ)上漸漸形成并凸顯其控制特色。 同時(shí)隨著微...

  標(biāo)簽： FPGA PID 模糊

  上傳時(shí)間： 2013-07-21

  上傳用戶：thinode

• 基于FPGA的高速FIR數(shù)字濾波器設(shè)計(jì).rar免費(fèi)下載

  資源簡(jiǎn)介：本論文設(shè)計(jì)了一種基于FPGA的高速FIR數(shù)字濾波器,濾波器實(shí)現(xiàn)低通濾波,截止頻率為1MHz,通帶波紋小于1 dB,阻帶最大衰減為-40 dB,輸入輸出數(shù)據(jù)為8位二進(jìn)制,采樣頻率為10MHz。 論文首先簡(jiǎn)要介紹了數(shù)字濾波器的基本原理和線性FIR數(shù)字濾波器的性質(zhì)、結(jié)構(gòu),根據(jù)濾波器的...

  標(biāo)簽： FPGA FIR 數(shù)字

  上傳時(shí)間： 2013-05-24

  上傳用戶：qiaoyue

• 數(shù)字電視環(huán)境下JVM在FPGA上的實(shí)現(xiàn)免費(fèi)下載

  資源簡(jiǎn)介：本文通過(guò)對(duì)當(dāng)前國(guó)際上現(xiàn)有的數(shù)字電視標(biāo)準(zhǔn)和數(shù)字電視中間件標(biāo)準(zhǔn)進(jìn)行比較,根據(jù)我國(guó)市場(chǎng)的實(shí)際情況,選擇了歐洲數(shù)字電視(DVB)中間件標(biāo)準(zhǔn)DVB-MHP,深入分析了基于MHP的數(shù)字電視中間件模型.Java平臺(tái)是基于MHP中間件模型的核心,本文通過(guò)深入分析Java平臺(tái)的構(gòu)成和Java...

  標(biāo)簽： FPGA JVM 數(shù)字電視 環(huán)境

  上傳時(shí)間： 2013-07-02

  上傳用戶：dba1592201

• 基于FPGA的高速FIR數(shù)字濾波器設(shè)計(jì)免費(fèi)下載

  資源簡(jiǎn)介：本論文設(shè)計(jì)了一種基于FPGA的高速FIR數(shù)字濾波器,濾波器實(shí)現(xiàn)低通濾波,截止頻率為1MHz,通帶波紋小于1 dB,阻帶最大衰減為-40 dB,輸入輸出數(shù)據(jù)為8位二進(jìn)制,采樣頻率為10MHz。 論文首先簡(jiǎn)要介紹了數(shù)字濾波器的基本原理和線性FIR數(shù)字濾波器的性質(zhì)、結(jié)構(gòu),根據(jù)濾波器的...

  標(biāo)簽： FPGA FIR 數(shù)字 濾波器設(shè)計(jì)

  上傳時(shí)間： 2013-07-15

  上傳用戶：lanwei

• 基于FPGA的GPS中頻數(shù)字接收機(jī)免費(fèi)下載

  資源簡(jiǎn)介：本文進(jìn)行了基于FPGA的GPS直序偽碼擴(kuò)頻接收機(jī)的設(shè)計(jì)和數(shù)字化硬件實(shí)現(xiàn)。論文首先對(duì)GPS衛(wèi)星導(dǎo)航定位系統(tǒng)進(jìn)行了分析，并對(duì)與數(shù)字化接收機(jī)直接相關(guān)聯(lián)的GPS信號(hào)中頻部分結(jié)合實(shí)際系統(tǒng)要求進(jìn)行了設(shè)計(jì)和分析，由此確定了數(shù)字化偽碼捕獲跟蹤接收機(jī)研制的具體要求，之后...

  標(biāo)簽： FPGA GPS 中頻 數(shù)字接收機(jī)

  上傳時(shí)間： 2013-04-24

  上傳用戶：15510133306

• WP247 - Virtex-5系列高級(jí)封裝免費(fèi)下載

  資源簡(jiǎn)介：The exacting technological demands created byincreasing bandwidth requirements have given riseto significant advances in FPGA technology thatenable engineers to successfully incorporate highspeedI/O interfaces in their designs. One aspect o...

  標(biāo)簽： Virtex 247 WP 高級(jí)封裝

  上傳時(shí)間： 2013-10-22

  上傳用戶：1234xhb

• As information technology is more and more in-depth and wide range of applications, management infor免費(fèi)下載

  資源簡(jiǎn)介：As information technology is more and more in-depth and wide range of applications, management information system has been gradually implemented in the technical maturity. Management information System is a continuous development of new dis...

  標(biāo)簽： more applications information technology

  上傳時(shí)間： 2013-11-29

  上傳用戶：xymbian

• 高級(jí)PID控制算法.免費(fèi)下載

  資源簡(jiǎn)介：Simulation can provide a lot of information about what the system is doing. We canadd the effect of different element, like Encoder resolution, ADC sampling rate, etc and understand how does it affect the system. Another benefit is the poss...

  標(biāo)簽： pid控制

  上傳時(shí)間： 2022-07-20

  上傳用戶：

• 基于ARM核的AHBUSB20接口ASIC設(shè)計(jì)免費(fèi)下載

  資源簡(jiǎn)介：USB2．0接口和基于ARM核的SOC系統(tǒng)的應(yīng)用已經(jīng)非常廣泛，特別在電子消費(fèi)類領(lǐng)域。包含USB2,0接口的ARM系統(tǒng)則更是市場(chǎng)的需求。本文介紹一種基于ARM核的USB2,0接口IP(AHB_USB2.0)的設(shè)計(jì)，主要對(duì)其中的串行接口引擎(SIE)的設(shè)計(jì)進(jìn)行討論。 該 AHB_USB2.0 IP核支持USB...

  標(biāo)簽： AHBUSB ASIC ARM 20

  上傳時(shí)間： 2013-05-17

  上傳用戶：qqoqoqo

• WP247 - Virtex-5系列高級(jí)封裝免費(fèi)下載

  資源簡(jiǎn)介：The exacting technological demands created byincreasing bandwidth requirements have given riseto significant advances in FPGA technology thatenable engineers to successfully incorporate highspeedI/O interfaces in their designs. One aspect o...

  標(biāo)簽： Virtex 247 WP 高級(jí)封裝

  上傳時(shí)間： 2013-11-07

  上傳用戶：wanghui2438

• The ICA/BSS algorithms are pure mathematical formulas, powerful, but rather mechanical procedures: T免費(fèi)下載

  資源簡(jiǎn)介：The ICA/BSS algorithms are pure mathematical formulas, powerful, but rather mechanical procedures: There is not very much left for the user to do after the machinery has been optimally implemented. The successful and efficient use of the IC...

  標(biāo)簽： mathematical algorithms mechanical procedures

  上傳時(shí)間： 2015-03-31

  上傳用戶：silenthink

• LCG-2-UserGuide This document gives an overview of the main characteristics of the LCG-2 middleware免費(fèi)下載

  資源簡(jiǎn)介：LCG-2-UserGuide This document gives an overview of the main characteristics of the LCG-2 middleware, which is being used for EGEE. It allows users to understand the building blocks and the available interfaces to the GRID Tools in order ...

  標(biāo)簽： characteristics middleware LCG UserGuide

  上傳時(shí)間： 2013-12-21

  上傳用戶：風(fēng)之驕子

• The PMSM FOC is made of several C modules, compatible with the free-of-charge IAR EWARM KickStart e免費(fèi)下載

  資源簡(jiǎn)介：The PMSM FOC is made of several C modules, compatible with the free-of-charge IAR EWARM KickStart edition toolchain version 4.42. It is used to quickly evaluate both the MCU and the available Tools. in addition, when used together with th...

  標(biāo)簽： free-of-charge compatible KickStart modules

  上傳時(shí)間： 2014-01-09

  上傳用戶：498732662

• This document contains a detailed description of the usage and configuration of the JSVM [Joint Scal免費(fèi)下載

  資源簡(jiǎn)介：This document contains a detailed description of the usage and configuration of the JSVM [Joint Scalable Video Model] software for the Scalable Video Coding [SVC] project of the Joint Video Team [JVT] of the ISO/IEC Moving Pictures Experts ...

  標(biāo)簽： configuration description the document

  上傳時(shí)間： 2017-03-26

  上傳用戶：sz_hjbf

• Working RS232 controller running at 9600 Hz. Consist of Transmitter and Receiver Module. Tested i免費(fèi)下載

  資源簡(jiǎn)介：Working RS232 controller running at 9600 Hz. Consist of Transmitter and Receiver Module. Tested in FPGA Spartan 3 included files for testing at FPGA - Scan4digit .vhd - to display at 7 sgement display - D4to7 .vhd - Convert HEX decim...

  標(biāo)簽： Transmitter controller Receiver Working

  上傳時(shí)間： 2013-12-27

  上傳用戶：541657925

• Aircrack-ng is an 802.11 WEP and WPA-PSK keys cracking program that can recover keys once enough dat免費(fèi)下載

  資源簡(jiǎn)介：Aircrack-ng is an 802.11 WEP and WPA-PSK keys cracking program that can recover keys once enough data packets have been captured. It implements the standard FMS attack along with some optimizations like KoreK attacks, as well as the all-new...

  標(biāo)簽： keys Aircrack-ng cracking WPA-PSK

  上傳時(shí)間： 2013-12-25

  上傳用戶：bruce