相 關(guān) 資 源

• Verilog Coding Style for Efficient Digital Design免費(fèi)下載

  資源簡(jiǎn)介：Verilog Coding Style for Efficient Digital Design

  標(biāo)簽： Efficient Verilog Digital Coding

  上傳時(shí)間： 2015-01-21

  上傳用戶：PresidentHuang

• Verilog Coding Style for Efficient Digital Design免費(fèi)下載

  資源簡(jiǎn)介：? In this paper, we discuss Efficient Coding and design styles using Verilog. This can beimmensely helpful for any Digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to...

  標(biāo)簽： Efficient Verilog Digital Coding

  上傳時(shí)間： 2013-11-22

  上傳用戶：han_zh

• Verilog Coding Style for Efficient Digital Design免費(fèi)下載

  資源簡(jiǎn)介：? In this paper, we discuss Efficient Coding and design styles using Verilog. This can beimmensely helpful for any Digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to...

  標(biāo)簽： Efficient Verilog Digital Coding

  上傳時(shí)間： 2013-11-23

  上傳用戶：我干你啊

• 是一本好書,Verilog HDL,a guide to Digital design and synthesis免費(fèi)下載

  資源簡(jiǎn)介：是一本好書,Verilog HDL,a guide to Digital design and synthesis

  標(biāo)簽： synthesis Verilog Digital design

  上傳時(shí)間： 2015-07-14

  上傳用戶：熊少鋒

• State Machine Coding Styles for Synthesis免費(fèi)下載

  資源簡(jiǎn)介：? 本文論述了狀態(tài)機(jī)的Verilog編碼風(fēng)格,以及不同編碼風(fēng)格的優(yōu)缺點(diǎn)，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's ...

  標(biāo)簽： Synthesis Machine Coding Styles

  上傳時(shí)間： 2013-10-15

  上傳用戶：dancnc

• State Machine Coding Styles for Synthesis免費(fèi)下載

  資源簡(jiǎn)介：? 本文論述了狀態(tài)機(jī)的Verilog編碼風(fēng)格,以及不同編碼風(fēng)格的優(yōu)缺點(diǎn)，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's ...

  標(biāo)簽： Synthesis Machine Coding Styles

  上傳時(shí)間： 2013-10-12

  上傳用戶：sardinescn

• Designing a synchronous finite state machine (FSM) is a common task for a Digital logic engineer. T免費(fèi)下載

  資源簡(jiǎn)介：Designing a synchronous finite state machine (FSM) is a common task for a Digital logic engineer. This paper discusses a variety of issues regarding FSM design using Synopsys Design Compiler. Verilog and VHDL Coding styles are presented...

  標(biāo)簽： synchronous Designing engineer Digital

  上傳時(shí)間： 2014-01-17

  上傳用戶：dreamboy36

• advanced Digital design with the Verilog hdl免費(fèi)下載

  資源簡(jiǎn)介：advanced Digital design with the Verilog hdl

  標(biāo)簽： advanced Digital Verilog design

  上傳時(shí)間： 2013-12-15

  上傳用戶：爺?shù)臍赓|(zhì)

• (2003 prentice-hall)Verilog hdl：a guide to Digital design and synthesis(2nd edition).rar免費(fèi)下載

  資源簡(jiǎn)介：(2003 prentice-hall)Verilog hdl：a guide to Digital design and synthesis(2nd edition).rar

  標(biāo)簽： prentice-hall synthesis Digital edition

  上傳時(shí)間： 2014-01-17

  上傳用戶：teddysha

• Digital design book for FPGA免費(fèi)下載

  資源簡(jiǎn)介：Digital design book for FPGA

  標(biāo)簽： Digital design book FPGA

  上傳時(shí)間： 2014-07-04

  上傳用戶：變形金剛

• it is a Verilog code written for Digital watch in modelsim simulator and it will synthesize in xin免費(fèi)下載

  資源簡(jiǎn)介：it is a Verilog code written for Digital watch in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device]

  標(biāo)簽： synthesize simulator modelsim Digital

  上傳時(shí)間： 2014-01-10

  上傳用戶：kernaling

• 比較經(jīng)典的使用Verilog RTL規(guī)范Coding style的書。免費(fèi)下載

  資源簡(jiǎn)介：比較經(jīng)典的使用Verilog RTL規(guī)范Coding style的書。

  標(biāo)簽： Verilog Coding style RTL

  上傳時(shí)間： 2013-12-25

  上傳用戶：stampede

• Verilog source code for uart design免費(fèi)下載

  資源簡(jiǎn)介：Verilog source code for uart design

  標(biāo)簽： Verilog source design code

  上傳時(shí)間： 2014-01-11

  上傳用戶：silenthink

• This book is an essential for Digital design,written by professor walkerely.It has been a reference免費(fèi)下載

  資源簡(jiǎn)介：This book is an essential for Digital design,written by professor walkerely.It has been a reference for many generations of developers

  標(biāo)簽： essential professor walkerely reference

  上傳時(shí)間： 2017-08-15

  上傳用戶：lps11188

• Peak transform. Reference: Peak Transform for Efficient Image Representation and Coding免費(fèi)下載

  資源簡(jiǎn)介：Peak transform. Reference: Peak Transform for Efficient Image Representation and Coding

  標(biāo)簽： Peak Representation Efficient transform

  上傳時(shí)間： 2014-12-22

  上傳用戶：努力努力再努力

• The ¸ GX401EM VXI module provides a powerful Digital signal processing platform for Efficient免費(fèi)下載

  資源簡(jiǎn)介：The &#184 GX401EM VXI module provides a powerful Digital signal processing platform for Efficient RF wideband and narrowband interception and monitoring

  標(biāo)簽： processing Efficient provides powerful

  上傳時(shí)間： 2017-09-27

  上傳用戶：15071087253

• crack for ModelSim, a Verilog, VHDL and mixed VHDL / Verilog CAD simulator for FPGA, board and IC de免費(fèi)下載

  資源簡(jiǎn)介：crack for ModelSim, a Verilog, VHDL and mixed VHDL / Verilog CAD simulator for FPGA, board and IC design.

  標(biāo)簽： Verilog VHDL and for

  上傳時(shí)間： 2015-07-10

  上傳用戶：15736969615

• Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A c免費(fèi)下載

  資源簡(jiǎn)介：Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A common approach to implementing these arithmetic functions is to use the Coordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC ...

  標(biāo)簽： representation Magnitude the magnitude

  上傳時(shí)間： 2013-12-24

  上傳用戶：金宜

• State.Machine.Coding.Styles.for.Synthesis（狀態(tài)機(jī)免費(fèi)下載

  資源簡(jiǎn)介：State.Machine.Coding.Styles.for.Synthesis（狀態(tài)機(jī)，英文,VHDL）

  標(biāo)簽： Synthesis Machine Coding Styles

  上傳時(shí)間： 2013-12-22

  上傳用戶：vodssv

• Categorization of Image Databases for Efficient Retrival是有關(guān)圖形處理的國外專家論文免費(fèi)下載

  資源簡(jiǎn)介：Categorization of Image Databases for Efficient Retrival是有關(guān)圖形處理的國外專家論文，對(duì)于本行業(yè)的研究有指導(dǎo)價(jià)值。

  標(biāo)簽： Categorization Databases Efficient Retrival

  上傳時(shí)間： 2015-03-18

  上傳用戶：thuyenvinh

• Simulation and Synthesis Techniques for Asynchronous FIFO Design免費(fèi)下載

  資源簡(jiǎn)介：Simulation and Synthesis Techniques for Asynchronous FIFO Design

  標(biāo)簽： Asynchronous Simulation Techniques Synthesis

  上傳時(shí)間： 2013-12-10

  上傳用戶：songnanhua

• Coding Styles for if Statements and case Statements免費(fèi)下載

  資源簡(jiǎn)介：Coding Styles for if Statements and case Statements

  標(biāo)簽： Statements Coding Styles case

  上傳時(shí)間： 2014-01-23

  上傳用戶：waizhang

• This document discusses recommended practices and style for programmers using the C language in the免費(fèi)下載

  資源簡(jiǎn)介：This document discusses recommended practices and style for programmers using the C language in the Flight Dynamics Division environment. Guidelines are based on generally recommended software engineering techniques, industry resources, an...

  標(biāo)簽： recommended programmers discusses practices

  上傳時(shí)間： 2015-07-19

  上傳用戶：jcljkh

• The MATLAB Coding style, project options and synthesis directives can have a significant effect on t免費(fèi)下載

  資源簡(jiǎn)介：The MATLAB Coding style, project options and synthesis directives can have a significant effect on the final results. Knowledge about how a particular algorithm should be implemented in hardware can be reflected in the MATLAB code to improv...

  標(biāo)簽： significant directives synthesis project

  上傳時(shí)間： 2013-12-03

  上傳用戶：13517191407

• < Co-Verification of Hardware and Software for ARM SoC Design>> by Jason R. Andrews免費(fèi)下載

  資源簡(jiǎn)介：< Co-Verification of Hardware and Software for ARM SoC Design>> by Jason R. Andrews

  標(biāo)簽： R. Co-Verification Hardware Software

  上傳時(shí)間： 2015-10-03

  上傳用戶：zhaiyanzhong

• this a DSP program for sine wave design免費(fèi)下載

  資源簡(jiǎn)介：this a DSP program for sine wave design

  標(biāo)簽： program design this sine

  上傳時(shí)間： 2013-12-21

  上傳用戶：qoovoop

• Capacity and Random-Coding Exponents for Channel Coding with Side Information （P.moulin關(guān)于信息隱藏容量的論文免費(fèi)下載

  資源簡(jiǎn)介：Capacity and Random-Coding Exponents for Channel Coding with Side Information （P.moulin關(guān)于信息隱藏容量的論文2006年）

  標(biāo)簽： Random-Coding Information Exponents Capacity

  上傳時(shí)間： 2013-12-19

  上傳用戶：cc1

• 雷達(dá)教學(xué)的經(jīng)典書籍《MATLAB Simulations for Radar Systems Design》的隨書光盤免費(fèi)下載

  資源簡(jiǎn)介：雷達(dá)教學(xué)的經(jīng)典書籍《MATLAB Simulations for Radar Systems Design》的隨書光盤

  標(biāo)簽： Simulations Systems MATLAB Design

  上傳時(shí)間： 2013-12-19

  上傳用戶：Altman

• 《Simulations for Radar Systems Design》書的Matlab程序免費(fèi)下載

  資源簡(jiǎn)介：《Simulations for Radar Systems Design》書的Matlab程序

  標(biāo)簽： Simulations Systems Design Matlab

  上傳時(shí)間： 2015-11-24

  上傳用戶：ccclll

• Simulations for Radar Systems Design》Matlab程序免費(fèi)下載

  資源簡(jiǎn)介：Simulations for Radar Systems Design》Matlab程序

  標(biāo)簽： Simulations Systems Design Matlab

  上傳時(shí)間： 2015-12-24

  上傳用戶：小儒尼尼奧