?? time.tan.rpt
字號:
Timing Analyzer report for time
Sun Mar 13 23:19:05 2005
Version 4.1 Build 181 06/29/2004 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Timing Analyzer Settings
3. Timing Analyzer Summary
4. Clock Settings Summary
5. Clock Setup: 'clk'
6. tco
7. Minimum tco
8. Timing Analyzer Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any megafunction design, and related netlist (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only
to program PLD devices (but not masked PLD devices) from Altera. Any
other use of such megafunction design, netlist, support information,
device programming or simulation file, or any other related documentation
or information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to the
intellectual property, including patents, copyrights, trademarks, trade
secrets, or maskworks, embodied in any such megafunction design, netlist,
support information, device programming or simulation file, or any other
related documentation or information provided by Altera or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
+----------------------------------------------------------------------------------------+
; Timing Analyzer Settings ;
+-------------------------------------------------------+--------------------+------+----+
; Option ; Setting ; From ; To ;
+-------------------------------------------------------+--------------------+------+----+
; Device name ; EP1S10F484C5 ; ; ;
; Timing Models ; Production ; ; ;
; Number of source nodes to report per destination node ; 10 ; ; ;
; Number of destination nodes to report ; 10 ; ; ;
; Number of paths to report ; 200 ; ; ;
; Run Minimum Analysis ; On ; ; ;
; Use Minimum Timing Models ; Off ; ; ;
; Report IO Paths Separately ; Off ; ; ;
; Clock Analysis Only ; Off ; ; ;
; Default hold multicycle ; Same as Multicycle ; ; ;
; Cut paths between unrelated clock domains ; On ; ; ;
; Cut off read during write signal paths ; On ; ; ;
; Cut off clear and preset signal paths ; On ; ; ;
; Cut off feedback from I/O pins ; On ; ; ;
; Ignore Clock Settings ; Off ; ; ;
; Analyze latches as synchronous elements ; Off ; ; ;
+-------------------------------------------------------+--------------------+------+----+
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary ;
+------------------------------+-------+---------------+----------------------------------+---------+---------+------------+----------+--------------+
; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tco ; N/A ; None ; 6.601 ns ; cnt1[1] ; h1[1] ; clk ; ; 0 ;
; Worst-case Minimum tco ; N/A ; None ; 6.552 ns ; cnt0[1] ; h0[1] ; clk ; ; 0 ;
; Clock Setup: 'clk' ; N/A ; None ; 366.97 MHz ( period = 2.725 ns ) ; cnt0[3] ; cnt1[1] ; clk ; clk ; 0 ;
; Total number of failed paths ; ; ; ; ; ; ; ; 0 ;
+------------------------------+-------+---------------+----------------------------------+---------+---------+------------+----------+--------------+
+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; Clock Node Name ; Clock Setting Name ; Type ; Fmax Requirement ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; clk ; ; User Pin ; NONE ; NONE ; N/A ; N/A ; N/A ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk' ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A ; 366.97 MHz ( period = 2.725 ns ) ; cnt0[3] ; cnt1[1] ; clk ; clk ; None ; None ; None ;
; N/A ; 373.27 MHz ( period = 2.679 ns ) ; cnt1[1] ; cnt1[1] ; clk ; clk ; None ; None ; None ;
; N/A ; 382.26 MHz ( period = 2.616 ns ) ; cnt0[2] ; cnt1[1] ; clk ; clk ; None ; None ; None ;
; N/A ; 387.90 MHz ( period = 2.578 ns ) ; cnt0[3] ; cnt1[2] ; clk ; clk ; None ; None ; None ;
; N/A ; 388.20 MHz ( period = 2.576 ns ) ; cnt0[1] ; cnt1[1] ; clk ; clk ; None ; None ; None ;
; N/A ; 391.24 MHz ( period = 2.556 ns ) ; cnt0[2] ; cnt1[2] ; clk ; clk ; None ; None ; None ;
; N/A ; 393.08 MHz ( period = 2.544 ns ) ; cnt0[3] ; cnt0[2] ; clk ; clk ; None ; None ; None ;
; N/A ; 397.14 MHz ( period = 2.518 ns ) ; cnt0[3] ; cnt1[3] ; clk ; clk ; None ; None ; None ;
; N/A ; 397.46 MHz ( period = 2.516 ns ) ; cnt0[1] ; cnt1[2] ; clk ; clk ; None ; None ; None ;
; N/A ; 400.32 MHz ( period = 2.498 ns ) ; cnt1[1] ; cnt0[2] ; clk ; clk ; None ; None ; None ;
; N/A ; 400.64 MHz ( period = 2.496 ns ) ; cnt0[2] ; cnt1[3] ; clk ; clk ; None ; None ; None ;
; N/A ; 403.88 MHz ( period = 2.476 ns ) ; cnt0[0] ; cnt1[1] ; clk ; clk ; None ; None ; None ;
; N/A ; 407.17 MHz ( period = 2.456 ns ) ; cnt0[1] ; cnt1[3] ; clk ; clk ; None ; None ; None ;
; N/A ; 413.39 MHz ( period = 2.419 ns ) ; cnt0[2] ; cnt0[2] ; clk ; clk ; None ; None ; None ;
; N/A ; 413.91 MHz ( period = 2.416 ns ) ; cnt0[0] ; cnt1[2] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt0[0] ; cnt1[3] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt0[3] ; cnt1[0] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt0[2] ; cnt1[0] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt0[1] ; cnt1[0] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt0[0] ; cnt0[2] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt1[0] ; cnt1[1] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt1[1] ; cnt1[2] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt1[0] ; cnt1[2] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt0[0] ; cnt1[0] ; clk ; clk ; None ; None ; None ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt0[1] ; cnt0[2] ; clk ; clk ; None ; None ; None ;
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -