library verilog;use verilog.vl_types.all;entity comp1 is    port(        o               : out    vl_logic;        s               : out    vl_logic;        a               : in     vl_logic;        b               : in     vl_logic    );end comp1;