library verilog;use verilog.vl_types.all;entity comp16 is    port(        o               : out    vl_logic;        s               : out    vl_logic;        a               : in     vl_logic_vector(15 downto 0);        b               : in     vl_logic_vector(15 downto 0)    );end comp16;