README file: Virtex-II Platform FPGA Handbook
=============================================

Date: March, 2001

Verilog code examples are provided to illustrate the Chapter 2 - Design Considerations - of 
the Virtex-II Platform FPFA Handbook.

- Verilog Templates:
Verilog templates are available as examples to instantiate primitives. 

- Verilog Submodules:
Verilog submodules are low level Verilog code instantiating some primitives. 
These submodules can be instantiated in a design and must be synthesized with the design.

The templates and submodules can be found in the following directories corresponding to 
each section of the Chapter 2: Design Considerations (Virtex-II Platform FPGA HandBook)

Directory:
------------

- distributed_ram: "Using Distributed SelectRAM Memory"

Templates (primitive):
 SELECTRAM_16S
 SELECTRAM_32S
 SELECTRAM_64S
 SELECTRAM_128S
 SELECTRAM_16D
 SELECTRAM_32D
 SELECTRAM_64D

Submodules (code example):
 XC2V_RAM16XN_S_SUBM
 XC2V_RAM32XN_S_SUBM
 XC2V_RAM64XN_S_SUBM
 XC2V_RAM128XN_S_SUBM
 XC2V_RAM16XN_D_SUBM
 XC2V_RAM32XN_D_SUBM
 XC2V_RAM64XN_D_SUBM

Example with initialisation:
 XC2V_DISTRI_RAM_64S

Who to Contact if you have questions?

http://support.xilinx.com/

North American Support
Hotline: 1-800-255-7778 
or (408) 879-5199 
Fax: (408) 879-4442 
Email: hotline@xilinx.com 
 
United Kingdom Support
Hotline: +44 870 7350 610
Fax: +44 870 7350 620 
Email : ukhelp@xilinx.com 
 
Japan Support
Hotline: Local Distributor
Fax: Local Distributor
Email: jhotline@xilinx.com