library verilog;use verilog.vl_types.all;entity division is    port(        reset           : in     vl_logic;        half_f_i        : in     vl_logic_vector(15 downto 0);        clk_i           : in     vl_logic;        clk_o           : out    vl_logic    );end division;