?? top_timesim.nlf
字號:
Release 6.3i - netgen G.35Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved.Reading design top.nga ... Flattening design ... Flattening design completed. Specializing design ... Specializing design completed. Preping physical only global signals ... Preping design's networks ... Preping design's macros ...Writing VHDL netlist top_timesim.vhd ...Writing VHDL SDF file top_timesim.sdf ...Total memory usage is 38116 kilobytes?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -