?? dpll.fit.summary
字號:
Fitter Status : Successful - Tue Mar 20 22:12:33 2007
Quartus II Version : 6.0 Build 178 04/27/2006 SJ Full Version
Revision Name : dpll
Top-level Entity Name : dpll
Family : Stratix
Device : EP1S10F484C5
Timing Models : Final
Total logic elements : 92 / 10,570 ( < 1 % )
Total pins : 5 / 336 ( 1 % )
Total virtual pins : 0
Total memory bits : 0 / 920,448 ( 0 % )
DSP block 9-bit elements : 0 / 48 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -