;     -- Combinational with no register       ; 16    ;
;     -- Register only                        ; 32    ;
;     -- Combinational with a register        ; 112   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 29    ;
;     -- 3 input functions                    ; 65    ;
;     -- 2 input functions                    ; 33    ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 1     ;
;         -- Combinational cells for routing  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 98    ;
;     -- arithmetic mode                      ; 62    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 64    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 144   ;
; Total logic cells in carry chains           ; 64    ;
; Virtual pins                                ; 32    ;
; I/O pins                                    ; 33    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 144   ;
; Total fan-out                               ; 792   ;
; Average fan-out                             ; 3.52  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                           ;
+----------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ;
+----------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+
; |shift_mult                ; 160 (160)   ; 144          ; 0           ; 0    ; 33   ; 32           ; 16 (16)      ; 32 (32)           ; 112 (112)        ; 64 (64)         ; 0 (0)      ; |shift_mult         ;
+----------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 144   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |shift_mult|tempa[1]       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |shift_mult|tempa[8]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |shift_mult|tempa[17]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |shift_mult|temp[16]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |shift_mult ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; size           ; 16    ; Integer                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jul 19 02:01:48 2007
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shift_mult -c shift_mult
Info: Found 1 design units, including 1 entities, in source file shift_mult.v
    Info: Found entity 1: shift_mult
Info: Elaborating entity "shift_mult" for the top level hierarchy
Info: Implemented 225 device resources after synthesis - the final resource count might be different
    Info: Implemented 33 input pins
    Info: Implemented 32 output pins
    Info: Implemented 160 logic cells
Info: Design contains 32 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info: Pin "a[1]" is virtual input pin
    Info: Pin "b[1]" is virtual input pin
    Info: Pin "a[2]" is virtual input pin
    Info: Pin "a[3]" is virtual input pin
    Info: Pin "a[4]" is virtual input pin
    Info: Pin "a[5]" is virtual input pin
    Info: Pin "a[6]" is virtual input pin
    Info: Pin "a[7]" is virtual input pin
    Info: Pin "a[8]" is virtual input pin
    Info: Pin "a[9]" is virtual input pin
    Info: Pin "a[10]" is virtual input pin
    Info: Pin "a[11]" is virtual input pin
    Info: Pin "a[12]" is virtual input pin
    Info: Pin "a[13]" is virtual input pin
    Info: Pin "a[14]" is virtual input pin
    Info: Pin "a[15]" is virtual input pin
    Info: Pin "a[16]" is virtual input pin
    Info: Pin "b[2]" is virtual input pin
    Info: Pin "b[3]" is virtual input pin
    Info: Pin "b[4]" is virtual input pin
    Info: Pin "b[5]" is virtual input pin
    Info: Pin "b[6]" is virtual input pin
    Info: Pin "b[7]" is virtual input pin
    Info: Pin "b[8]" is virtual input pin
    Info: Pin "b[9]" is virtual input pin
    Info: Pin "b[10]" is virtual input pin
    Info: Pin "b[11]" is virtual input pin
    Info: Pin "b[12]" is virtual input pin
    Info: Pin "b[13]" is virtual input pin
    Info: Pin "b[14]" is virtual input pin
    Info: Pin "b[15]" is virtual input pin
    Info: Pin "b[16]" is virtual input pin
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Processing ended: Thu Jul 19 02:01:59 2007
    Info: Elapsed time: 00:00:12