?? test.tan.rpt
字號:
Classic Timing Analyzer report for test
Tue Oct 16 17:14:11 2007
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Timing Analyzer Summary
3. Timing Analyzer Settings
4. Clock Settings Summary
5. Clock Setup: 'CLK'
6. tsu
7. tco
8. th
9. Timing Analyzer Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tsu ; N/A ; None ; 7.311 ns ; CE ; generator:inst|generator_reg6:U2|TEMP_Q_0[9] ; -- ; CLK ; 0 ;
; Worst-case tco ; N/A ; None ; 8.441 ns ; generator:inst|generator_reg8:U7|TEMP_Q_1[7] ; Q[7] ; CLK ; -- ; 0 ;
; Worst-case th ; N/A ; None ; -4.154 ns ; DATA[1] ; generator:inst|generator_reg6:U1|TEMP_Q_0[1] ; -- ; CLK ; 0 ;
; Clock Setup: 'CLK' ; N/A ; None ; 81.61 MHz ( period = 12.253 ns ) ; generator:inst|generator_reg6:U1|TEMP_Q_0[0] ; generator:inst|generator_reg8:U7|TEMP_Q_1[4] ; CLK ; CLK ; 0 ;
; Total number of failed paths ; ; ; ; ; ; ; ; 0 ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+--------------+
+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option ; Setting ; From ; To ; Entity Name ;
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -