亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

? 歡迎來到蟲蟲下載站！ | ?? 資源下載 ?? 資源專輯 ?? 關于我們
? 蟲蟲下載站

?? new_pwm.vho

?? 一個PWM參數器
?? VHO
?? 第 1 頁 / 共 5 頁
字號: 
-- Copyright (C) 1991-2007 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 7.1 Build 156 04/30/2007 SJ Full Version"

-- DATE "10/21/2007 10:19:21"

-- 
-- Device: Altera EP2C5T144C6 Package TQFP144
-- 

-- 
-- This VHDL file should be used for PRIMETIME only
-- 

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY 	new_pwm IS
    PORT (
	clk : IN std_logic;
	wr_en : IN std_logic;
	addr : IN std_logic;
	wrData : IN std_logic_vector(11 DOWNTO 0);
	PwmOut : OUT std_logic
	);
END new_pwm;

ARCHITECTURE structure OF new_pwm IS
SIGNAL GNDs : std_logic_vector(2048 DOWNTO 0);
SIGNAL VCCs : std_logic_vector(2048 DOWNTO 0);
SIGNAL gnd : std_logic;
SIGNAL vcc : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_wr_en : std_logic;
SIGNAL ww_addr : std_logic;
SIGNAL ww_wrData : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_PwmOut : std_logic;
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[1]~134_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[1]~134_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clk~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \clk~clkctrl_modesel\ : std_logic;
SIGNAL \wrData[11]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \wr_en~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \addr~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \duty[11]~411_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \duty[11]~411_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[0]~133_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[0]~133_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[0]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[0]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[0]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \period[11]~404_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[11]~404_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[8]~141_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[8]~141_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[8]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[8]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[8]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[10]~143_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[10]~143_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[11]~132_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[11]~132_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Equal0~108_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~108_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[2]~135_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[2]~135_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[2]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \Equal0~110_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~110_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[6]~139_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[6]~139_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[6]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[6]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[6]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Equal0~109_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~109_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Equal0~111_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~111_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[3]~136_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[3]~136_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[3]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \counter[4]~137_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[4]~137_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[5]~138_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[5]~138_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[5]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[5]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[5]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[7]~140_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[7]~140_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[7]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[7]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[7]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[9]~142_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[9]~142_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[9]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[9]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[9]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[10]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \wrData[4]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \wrData[1]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \LessThan0~157_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~157_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~159_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~159_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~161_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~161_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~163_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~163_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~165_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~165_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~167_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~167_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~169_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~169_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~171_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~171_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~173_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~173_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~175_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~175_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~177_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~177_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~178_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~178_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PwmOut~2_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PwmOut~2_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PwmOut~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \counter[1]~regout\ : std_logic;
SIGNAL \counter[1]~134_combout\ : std_logic;
SIGNAL \duty[10]~regout\ : std_logic;
SIGNAL \duty[8]~regout\ : std_logic;
SIGNAL \duty[7]~regout\ : std_logic;
SIGNAL \duty[5]~regout\ : std_logic;
SIGNAL \duty[4]~regout\ : std_logic;
SIGNAL \period[1]~regout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \wrData[11]~combout\ : std_logic;
SIGNAL \wr_en~combout\ : std_logic;
SIGNAL \addr~combout\ : std_logic;
SIGNAL \duty[11]~411_combout\ : std_logic;
SIGNAL \duty[11]~regout\ : std_logic;
SIGNAL \counter[0]~133_combout\ : std_logic;
SIGNAL \wrData[0]~combout\ : std_logic;
SIGNAL \period[0]~feeder_combout\ : std_logic;
SIGNAL \period[11]~404_combout\ : std_logic;
SIGNAL \period[0]~regout\ : std_logic;
SIGNAL \counter[8]~141_combout\ : std_logic;
SIGNAL \wrData[8]~combout\ : std_logic;
SIGNAL \period[8]~feeder_combout\ : std_logic;
SIGNAL \period[8]~regout\ : std_logic;
SIGNAL \counter[8]~regout\ : std_logic;
SIGNAL \counter[10]~154\ : std_logic;
SIGNAL \counter[11]~132_combout\ : std_logic;
SIGNAL \period[11]~regout\ : std_logic;
SIGNAL \counter[11]~regout\ : std_logic;
SIGNAL \Equal0~108_combout\ : std_logic;
SIGNAL \counter[2]~135_combout\ : std_logic;
SIGNAL \wrData[2]~combout\ : std_logic;
SIGNAL \period[2]~regout\ : std_logic;
SIGNAL \counter[2]~regout\ : std_logic;
SIGNAL \Equal0~110_combout\ : std_logic;
SIGNAL \counter[6]~139_combout\ : std_logic;
SIGNAL \wrData[6]~combout\ : std_logic;
SIGNAL \period[6]~feeder_combout\ : std_logic;
SIGNAL \period[6]~regout\ : std_logic;
SIGNAL \counter[6]~regout\ : std_logic;
SIGNAL \Equal0~109_combout\ : std_logic;
SIGNAL \Equal0~111_combout\ : std_logic;
SIGNAL \counter[0]~regout\ : std_logic;
SIGNAL \counter[0]~144\ : std_logic;
SIGNAL \counter[1]~145\ : std_logic;
SIGNAL \counter[2]~146\ : std_logic;
SIGNAL \counter[3]~136_combout\ : std_logic;
SIGNAL \wrData[3]~combout\ : std_logic;
SIGNAL \period[3]~regout\ : std_logic;
SIGNAL \counter[3]~regout\ : std_logic;
SIGNAL \counter[3]~147\ : std_logic;
SIGNAL \counter[4]~148\ : std_logic;
SIGNAL \counter[5]~138_combout\ : std_logic;
SIGNAL \wrData[5]~combout\ : std_logic;
SIGNAL \period[5]~feeder_combout\ : std_logic;
SIGNAL \period[5]~regout\ : std_logic;
SIGNAL \counter[5]~regout\ : std_logic;
SIGNAL \counter[5]~149\ : std_logic;
SIGNAL \counter[6]~150\ : std_logic;
SIGNAL \counter[7]~140_combout\ : std_logic;
SIGNAL \wrData[7]~combout\ : std_logic;
SIGNAL \period[7]~feeder_combout\ : std_logic;
SIGNAL \period[7]~regout\ : std_logic;
SIGNAL \counter[7]~regout\ : std_logic;
SIGNAL \counter[7]~151\ : std_logic;
SIGNAL \counter[8]~152\ : std_logic;
SIGNAL \counter[9]~142_combout\ : std_logic;
SIGNAL \wrData[9]~combout\ : std_logic;
SIGNAL \period[9]~feeder_combout\ : std_logic;
SIGNAL \period[9]~regout\ : std_logic;
SIGNAL \counter[9]~regout\ : std_logic;
SIGNAL \counter[9]~153\ : std_logic;
SIGNAL \counter[10]~143_combout\ : std_logic;
SIGNAL \wrData[10]~combout\ : std_logic;
SIGNAL \period[10]~regout\ : std_logic;
SIGNAL \counter[10]~regout\ : std_logic;
SIGNAL \duty[9]~regout\ : std_logic;
SIGNAL \duty[6]~regout\ : std_logic;
SIGNAL \counter[4]~137_combout\ : std_logic;
SIGNAL \wrData[4]~combout\ : std_logic;
SIGNAL \period[4]~regout\ : std_logic;
SIGNAL \counter[4]~regout\ : std_logic;
SIGNAL \duty[3]~regout\ : std_logic;
SIGNAL \duty[2]~regout\ : std_logic;
SIGNAL \wrData[1]~combout\ : std_logic;
SIGNAL \duty[1]~regout\ : std_logic;
SIGNAL \duty[0]~regout\ : std_logic;
SIGNAL \LessThan0~157_cout\ : std_logic;
SIGNAL \LessThan0~159_cout\ : std_logic;
SIGNAL \LessThan0~161_cout\ : std_logic;
SIGNAL \LessThan0~163_cout\ : std_logic;
SIGNAL \LessThan0~165_cout\ : std_logic;
SIGNAL \LessThan0~167_cout\ : std_logic;
SIGNAL \LessThan0~169_cout\ : std_logic;
SIGNAL \LessThan0~171_cout\ : std_logic;
SIGNAL \LessThan0~173_cout\ : std_logic;
SIGNAL \LessThan0~175_cout\ : std_logic;
SIGNAL \LessThan0~177_cout\ : std_logic;
SIGNAL \LessThan0~178_combout\ : std_logic;
SIGNAL \PwmOut~2_combout\ : std_logic;
SIGNAL \PwmOut~reg0_regout\ : std_logic;
COMPONENT cycloneii_lcell_comb
PORT (
	dataa : IN STD_LOGIC;
	datab : IN STD_LOGIC;
	datac : IN STD_LOGIC;
	datad : IN STD_LOGIC;
	cin : IN STD_LOGIC;
	combout : OUT STD_LOGIC;
	cout : OUT STD_LOGIC;
	modesel : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	pathsel : IN STD_LOGIC_VECTOR(7 DOWNTO 0));
END COMPONENT;

COMPONENT cycloneii_lcell_ff
PORT (
	clk : IN STD_LOGIC;
	datain : IN STD_LOGIC;
	sdata : IN STD_LOGIC;
	aclr : IN STD_LOGIC;
	sclr : IN STD_LOGIC;
	sload : IN STD_LOGIC;
	ena : IN STD_LOGIC;
	regout : OUT STD_LOGIC);
END COMPONENT;

COMPONENT cycloneii_io
PORT (
	datain : IN STD_LOGIC;
	oe : IN STD_LOGIC;
	outclk : IN STD_LOGIC;
	outclkena : IN STD_LOGIC;
	inclk : IN STD_LOGIC;
	inclkena : IN STD_LOGIC;
	areset : IN STD_LOGIC;
	sreset : IN STD_LOGIC;
	differentialin : IN STD_LOGIC;
	linkin : IN STD_LOGIC;
	combout : OUT STD_LOGIC;
	regout : OUT STD_LOGIC;
	differentialout : OUT STD_LOGIC;
	linkout : OUT STD_LOGIC;
	padio : INOUT STD_LOGIC;
	modesel : IN STD_LOGIC_VECTOR(25 DOWNTO 0));
END COMPONENT;

COMPONENT cycloneii_clkctrl
PORT (
	ena : IN STD_LOGIC;
	inclk : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	clkselect : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
	outclk : OUT STD_LOGIC;
	modesel : IN STD_LOGIC);
END COMPONENT;


COMPONENT INV
    PORT (
	IN1 : IN std_logic;
	Y :  OUT std_logic);
END COMPONENT;

COMPONENT AND1
    PORT (
	IN1 : IN std_logic;
	Y :  OUT std_logic);
END COMPONENT;
BEGIN

ww_clk <= clk;
ww_wr_en <= wr_en;
ww_addr <= addr;
ww_wrData <= wrData;
PwmOut <= ww_PwmOut;

gnd <= '0';
vcc <= '1';
GNDs <= (OTHERS => '0');
VCCs <= (OTHERS => '1');

\counter[1]~134_modesel\ <= "0111";
\counter[1]~134_pathsel\ <= "10111001";
\clk~I_modesel\ <= "00000000000000000000000001";
\clk~clkctrl_modesel\ <= '0';
\wrData[11]~I_modesel\ <= "00000000000000000000000001";
\wr_en~I_modesel\ <= "00000000000000000000000001";
\addr~I_modesel\ <= "00000000000000000000000001";
\duty[11]~411_modesel\ <= "1001";
\duty[11]~411_pathsel\ <= "00001100";
\counter[0]~133_modesel\ <= "1011";
\counter[0]~133_pathsel\ <= "01001010";
\wrData[0]~I_modesel\ <= "00000000000000000000000001";
\period[0]~feeder_modesel\ <= "1001";
\period[0]~feeder_pathsel\ <= "00001000";
\period[11]~404_modesel\ <= "1001";
\period[11]~404_pathsel\ <= "00001100";
\counter[8]~141_modesel\ <= "0111";
\counter[8]~141_pathsel\ <= "10111001";
\wrData[8]~I_modesel\ <= "00000000000000000000000001";
\period[8]~feeder_modesel\ <= "1001";
\period[8]~feeder_pathsel\ <= "00001000";
\counter[10]~143_modesel\ <= "0111";
\counter[10]~143_pathsel\ <= "11011010";
\counter[11]~132_modesel\ <= "0101";
\counter[11]~132_pathsel\ <= "00011000";
\Equal0~108_modesel\ <= "1001";
\Equal0~108_pathsel\ <= "00001111";
\counter[2]~135_modesel\ <= "0111";
\counter[2]~135_pathsel\ <= "10111001";
\wrData[2]~I_modesel\ <= "00000000000000000000000001";
\Equal0~110_modesel\ <= "1001";
\Equal0~110_pathsel\ <= "00001111";
\counter[6]~139_modesel\ <= "0111";
\counter[6]~139_pathsel\ <= "10111001";
\wrData[6]~I_modesel\ <= "00000000000000000000000001";
\period[6]~feeder_modesel\ <= "1001";
\period[6]~feeder_pathsel\ <= "00001000";
\Equal0~109_modesel\ <= "1001";
\Equal0~109_pathsel\ <= "00001111";
\Equal0~111_modesel\ <= "1001";
\Equal0~111_pathsel\ <= "00001110";
\counter[3]~136_modesel\ <= "0111";
\counter[3]~136_pathsel\ <= "11011010";
\wrData[3]~I_modesel\ <= "00000000000000000000000001";
\counter[4]~137_modesel\ <= "0111";
\counter[4]~137_pathsel\ <= "10111001";
\counter[5]~138_modesel\ <= "0111";
\counter[5]~138_pathsel\ <= "11011010";
\wrData[5]~I_modesel\ <= "00000000000000000000000001";
\period[5]~feeder_modesel\ <= "1001";
\period[5]~feeder_pathsel\ <= "00001000";
\counter[7]~140_modesel\ <= "0111";
\counter[7]~140_pathsel\ <= "11011010";
\wrData[7]~I_modesel\ <= "00000000000000000000000001";
\period[7]~feeder_modesel\ <= "1001";
\period[7]~feeder_pathsel\ <= "00001000";
\counter[9]~142_modesel\ <= "0111";
\counter[9]~142_pathsel\ <= "11011010";
\wrData[9]~I_modesel\ <= "00000000000000000000000001";
\period[9]~feeder_modesel\ <= "1001";
\period[9]~feeder_pathsel\ <= "00001000";
\wrData[10]~I_modesel\ <= "00000000000000000000000001";
\wrData[4]~I_modesel\ <= "00000000000000000000000001";
\wrData[1]~I_modesel\ <= "00000000000000000000000001";
\LessThan0~157_modesel\ <= "0110";
\LessThan0~157_pathsel\ <= "01100000";
\LessThan0~159_modesel\ <= "0110";
\LessThan0~159_pathsel\ <= "11100000";
\LessThan0~161_modesel\ <= "0110";
\LessThan0~161_pathsel\ <= "11100000";
\LessThan0~163_modesel\ <= "0110";
\LessThan0~163_pathsel\ <= "11100000";
\LessThan0~165_modesel\ <= "0110";
\LessThan0~165_pathsel\ <= "11100000";
\LessThan0~167_modesel\ <= "0110";
\LessThan0~167_pathsel\ <= "11100000";
\LessThan0~169_modesel\ <= "0110";
\LessThan0~169_pathsel\ <= "11100000";
\LessThan0~171_modesel\ <= "0110";
\LessThan0~171_pathsel\ <= "11100000";
\LessThan0~173_modesel\ <= "0110";
\LessThan0~173_pathsel\ <= "11100000";
\LessThan0~175_modesel\ <= "0110";
\LessThan0~175_pathsel\ <= "11100000";
\LessThan0~177_modesel\ <= "0110";
\LessThan0~177_pathsel\ <= "11100000";
\LessThan0~178_modesel\ <= "0101";
\LessThan0~178_pathsel\ <= "00011001";
\PwmOut~2_modesel\ <= "1001";
\PwmOut~2_pathsel\ <= "00001000";
\PwmOut~I_modesel\ <= "00000000000000000000000010";

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

-- atom is at LCFF_X25_Y8_N11
\counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \counter[1]~134_combout\,
	sdata => \period[1]~regout\,
	aclr => GND,
	sclr => GND,
	sload => \Equal0~111_combout\,
	ena => VCC,
	regout => \counter[1]~regout\);

-- atom is at LCCOMB_X25_Y8_N10
\counter[1]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[1]~134_combout\ = \counter[1]~regout\ & \counter[0]~144\ & VCC # !\counter[1]~regout\ & !\counter[0]~144\
-- \counter[1]~145\ = CARRY(!\counter[1]~regout\ & !\counter[0]~144\)

?? 快捷鍵說明

復制代碼 Ctrl + C
搜索代碼 Ctrl + F
全屏模式 F11
切換主題 Ctrl + Shift + D
顯示快捷鍵 ?
增大字號 Ctrl + =
減小字號 Ctrl + -
亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频
成人综合在线观看| 亚洲国产一二三| 亚洲特黄一级片| 图片区小说区区亚洲影院| 激情成人综合网| 91丝袜美腿高跟国产极品老师| 欧美日韩五月天| 国产日韩影视精品| 亚洲黄色免费网站| 美女视频黄 久久| av网站免费线看精品| 69堂亚洲精品首页| 国产精品毛片久久久久久久| 亚洲午夜免费福利视频| 国产精品911| 欧美日韩国产系列| 中国色在线观看另类| 日本人妖一区二区| 91在线免费视频观看| 日韩精品一区国产麻豆| 亚洲视频网在线直播| 久久www免费人成看片高清| 色综合久久久久久久久久久| 精品88久久久久88久久久| 夜夜嗨av一区二区三区| 国产九色sp调教91| 欧美精品日韩一本| 亚洲特黄一级片| 国产精品一区二区在线播放| 欧美日韩在线三级| 自拍视频在线观看一区二区| 狠狠久久亚洲欧美| 欧美精品v国产精品v日韩精品| 中文字幕一区在线| 韩国三级在线一区| 欧美日韩精品专区| 亚洲视频网在线直播| 国产成人亚洲综合色影视| 欧美精品一二三| 亚洲柠檬福利资源导航| 国产99久久久国产精品潘金网站| 制服丝袜av成人在线看| 亚洲精选视频在线| 成人伦理片在线| 久久精品综合网| 久久精品99国产精品| 欧美日韩黄色一区二区| 亚洲免费观看高清完整| 成人精品免费网站| 亚洲精品一区在线观看| 美女国产一区二区| 91精品欧美综合在线观看最新| 亚洲最色的网站| 色综合久久久久综合体| 国产精品久久99| 国产99精品在线观看| 久久久久国产精品麻豆| 精品在线播放午夜| 日韩欧美电影一二三| 日韩影院免费视频| 欧美日韩美少妇| 亚洲高清免费在线| 欧美日韩一区国产| 五月婷婷综合网| 欧美日韩一级片网站| 亚洲成人你懂的| 欧美三级中文字幕| 午夜精品福利一区二区蜜股av| 91成人在线观看喷潮| 亚洲老妇xxxxxx| 欧美中文字幕不卡| 亚洲国产你懂的| 欧美日韩五月天| 日本欧美大码aⅴ在线播放| 在线不卡的av| 麻豆精品一区二区| 2020日本不卡一区二区视频| 国产在线观看一区二区| 国产欧美视频一区二区三区| 成人免费黄色在线| 亚洲欧美福利一区二区| 在线观看精品一区| 日韩精品视频网| 精品日韩一区二区| 国产福利精品一区二区| 国产精品久久免费看| 色婷婷亚洲精品| 首页国产欧美日韩丝袜| 日韩一级大片在线观看| 国产麻豆91精品| 自拍偷拍亚洲综合| 欧美日韩中文字幕一区| 蜜桃视频第一区免费观看| 精品剧情在线观看| 成人高清伦理免费影院在线观看| 亚洲欧美欧美一区二区三区| 欧美人伦禁忌dvd放荡欲情| 麻豆精品久久久| 国产精品免费观看视频| 色婷婷av一区二区三区软件| 天天综合天天综合色| 26uuu国产日韩综合| 99久久精品国产精品久久| 亚洲一卡二卡三卡四卡| 欧美不卡一区二区| 成人小视频免费观看| 亚洲一区在线观看免费 | 国产精品私房写真福利视频| www.亚洲人| 午夜电影久久久| 久久久一区二区| 91在线视频观看| 蜜桃视频一区二区三区在线观看| 国产欧美日韩一区二区三区在线观看| 色综合激情五月| 免费在线观看不卡| 国产精品每日更新在线播放网址 | 三级欧美韩日大片在线看| 精品久久久久久久久久久久久久久久久 | 日本va欧美va瓶| 欧美激情中文不卡| 欧美日韩不卡在线| 成人午夜视频免费看| 午夜在线成人av| 欧美韩国日本综合| 在线观看91av| aaa国产一区| 国产在线精品一区二区夜色| 一区二区三区国产豹纹内裤在线 | 国产一区二区福利| 亚洲国产一区二区视频| 欧美激情中文不卡| 欧美一级日韩一级| 色综合天天天天做夜夜夜夜做| 久久国产精品无码网站| 亚洲国产精品精华液网站| 国产欧美日韩麻豆91| 91麻豆精品国产91久久久| www.成人在线| 国产曰批免费观看久久久| 亚洲一区影音先锋| 中文字幕在线不卡| 欧美精品一区二区三区在线播放 | 亚洲一区自拍偷拍| 久久精品久久精品| 91.com在线观看| 国产精品传媒视频| 成人h精品动漫一区二区三区| 欧美欧美欧美欧美首页| 国产精品伦理一区二区| 成人一道本在线| 91麻豆精品国产91久久久使用方法| 国产精品久久综合| 美女任你摸久久| 欧美日韩久久久| 日本视频一区二区三区| 7777精品伊人久久久大香线蕉| 久久久久久毛片| 不卡一区二区中文字幕| 久久毛片高清国产| 国产在线看一区| 欧美一卡二卡在线| 日韩av中文字幕一区二区三区| 欧美人伦禁忌dvd放荡欲情| 午夜伦理一区二区| 91精品久久久久久久91蜜桃| 亚洲精品国产无天堂网2021| 成人avav影音| 一区二区中文字幕在线| 色噜噜狠狠成人网p站| 五月开心婷婷久久| 欧美一区二区三区在线看| 亚洲成人www| 8v天堂国产在线一区二区| 肉丝袜脚交视频一区二区| 欧美在线观看视频在线| 国产精品欧美一区二区三区| 成人国产精品视频| 亚洲福利一二三区| 欧美一区二区三区白人| 久久国产乱子精品免费女| 精品毛片乱码1区2区3区| 国产一区二区免费视频| 日韩一卡二卡三卡国产欧美| 久久99热这里只有精品| 亚洲免费观看高清在线观看| 欧美亚洲尤物久久| 国产精品一二三四| 一区二区三区色| 欧美大片在线观看| 91福利视频网站| 免费精品视频在线| 亚洲欧美日韩一区| 日本一区二区三区在线不卡| 91精品国产一区二区三区蜜臀| 精品亚洲porn| 在线91免费看| 欧美精品亚洲二区| 精品免费国产一区二区三区四区| 欧美本精品男人aⅴ天堂|