亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

? 歡迎來到蟲蟲下載站！ | ?? 資源下載 ?? 資源專輯 ?? 關于我們
? 蟲蟲下載站

?? new_pwm.vho

?? 一個PWM參數器
?? VHO
?? 第 1 頁 / 共 5 頁
字號: 
-- Copyright (C) 1991-2007 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 7.1 Build 156 04/30/2007 SJ Full Version"

-- DATE "10/21/2007 10:19:21"

-- 
-- Device: Altera EP2C5T144C6 Package TQFP144
-- 

-- 
-- This VHDL file should be used for PRIMETIME only
-- 

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY 	new_pwm IS
    PORT (
	clk : IN std_logic;
	wr_en : IN std_logic;
	addr : IN std_logic;
	wrData : IN std_logic_vector(11 DOWNTO 0);
	PwmOut : OUT std_logic
	);
END new_pwm;

ARCHITECTURE structure OF new_pwm IS
SIGNAL GNDs : std_logic_vector(2048 DOWNTO 0);
SIGNAL VCCs : std_logic_vector(2048 DOWNTO 0);
SIGNAL gnd : std_logic;
SIGNAL vcc : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_wr_en : std_logic;
SIGNAL ww_addr : std_logic;
SIGNAL ww_wrData : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_PwmOut : std_logic;
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[1]~134_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[1]~134_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clk~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \clk~clkctrl_modesel\ : std_logic;
SIGNAL \wrData[11]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \wr_en~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \addr~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \duty[11]~411_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \duty[11]~411_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[0]~133_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[0]~133_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[0]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[0]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[0]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \period[11]~404_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[11]~404_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[8]~141_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[8]~141_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[8]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[8]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[8]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[10]~143_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[10]~143_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[11]~132_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[11]~132_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Equal0~108_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~108_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[2]~135_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[2]~135_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[2]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \Equal0~110_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~110_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[6]~139_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[6]~139_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[6]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[6]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[6]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Equal0~109_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~109_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Equal0~111_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~111_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[3]~136_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[3]~136_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[3]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \counter[4]~137_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[4]~137_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[5]~138_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[5]~138_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[5]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[5]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[5]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[7]~140_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[7]~140_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[7]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[7]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[7]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counter[9]~142_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter[9]~142_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[9]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \period[9]~feeder_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \period[9]~feeder_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wrData[10]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \wrData[4]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \wrData[1]~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \LessThan0~157_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~157_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~159_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~159_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~161_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~161_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~163_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~163_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~165_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~165_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~167_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~167_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~169_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~169_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~171_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~171_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~173_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~173_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~175_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~175_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~177_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~177_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LessThan0~178_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LessThan0~178_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PwmOut~2_modesel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PwmOut~2_pathsel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PwmOut~I_modesel\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \counter[1]~regout\ : std_logic;
SIGNAL \counter[1]~134_combout\ : std_logic;
SIGNAL \duty[10]~regout\ : std_logic;
SIGNAL \duty[8]~regout\ : std_logic;
SIGNAL \duty[7]~regout\ : std_logic;
SIGNAL \duty[5]~regout\ : std_logic;
SIGNAL \duty[4]~regout\ : std_logic;
SIGNAL \period[1]~regout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \wrData[11]~combout\ : std_logic;
SIGNAL \wr_en~combout\ : std_logic;
SIGNAL \addr~combout\ : std_logic;
SIGNAL \duty[11]~411_combout\ : std_logic;
SIGNAL \duty[11]~regout\ : std_logic;
SIGNAL \counter[0]~133_combout\ : std_logic;
SIGNAL \wrData[0]~combout\ : std_logic;
SIGNAL \period[0]~feeder_combout\ : std_logic;
SIGNAL \period[11]~404_combout\ : std_logic;
SIGNAL \period[0]~regout\ : std_logic;
SIGNAL \counter[8]~141_combout\ : std_logic;
SIGNAL \wrData[8]~combout\ : std_logic;
SIGNAL \period[8]~feeder_combout\ : std_logic;
SIGNAL \period[8]~regout\ : std_logic;
SIGNAL \counter[8]~regout\ : std_logic;
SIGNAL \counter[10]~154\ : std_logic;
SIGNAL \counter[11]~132_combout\ : std_logic;
SIGNAL \period[11]~regout\ : std_logic;
SIGNAL \counter[11]~regout\ : std_logic;
SIGNAL \Equal0~108_combout\ : std_logic;
SIGNAL \counter[2]~135_combout\ : std_logic;
SIGNAL \wrData[2]~combout\ : std_logic;
SIGNAL \period[2]~regout\ : std_logic;
SIGNAL \counter[2]~regout\ : std_logic;
SIGNAL \Equal0~110_combout\ : std_logic;
SIGNAL \counter[6]~139_combout\ : std_logic;
SIGNAL \wrData[6]~combout\ : std_logic;
SIGNAL \period[6]~feeder_combout\ : std_logic;
SIGNAL \period[6]~regout\ : std_logic;
SIGNAL \counter[6]~regout\ : std_logic;
SIGNAL \Equal0~109_combout\ : std_logic;
SIGNAL \Equal0~111_combout\ : std_logic;
SIGNAL \counter[0]~regout\ : std_logic;
SIGNAL \counter[0]~144\ : std_logic;
SIGNAL \counter[1]~145\ : std_logic;
SIGNAL \counter[2]~146\ : std_logic;
SIGNAL \counter[3]~136_combout\ : std_logic;
SIGNAL \wrData[3]~combout\ : std_logic;
SIGNAL \period[3]~regout\ : std_logic;
SIGNAL \counter[3]~regout\ : std_logic;
SIGNAL \counter[3]~147\ : std_logic;
SIGNAL \counter[4]~148\ : std_logic;
SIGNAL \counter[5]~138_combout\ : std_logic;
SIGNAL \wrData[5]~combout\ : std_logic;
SIGNAL \period[5]~feeder_combout\ : std_logic;
SIGNAL \period[5]~regout\ : std_logic;
SIGNAL \counter[5]~regout\ : std_logic;
SIGNAL \counter[5]~149\ : std_logic;
SIGNAL \counter[6]~150\ : std_logic;
SIGNAL \counter[7]~140_combout\ : std_logic;
SIGNAL \wrData[7]~combout\ : std_logic;
SIGNAL \period[7]~feeder_combout\ : std_logic;
SIGNAL \period[7]~regout\ : std_logic;
SIGNAL \counter[7]~regout\ : std_logic;
SIGNAL \counter[7]~151\ : std_logic;
SIGNAL \counter[8]~152\ : std_logic;
SIGNAL \counter[9]~142_combout\ : std_logic;
SIGNAL \wrData[9]~combout\ : std_logic;
SIGNAL \period[9]~feeder_combout\ : std_logic;
SIGNAL \period[9]~regout\ : std_logic;
SIGNAL \counter[9]~regout\ : std_logic;
SIGNAL \counter[9]~153\ : std_logic;
SIGNAL \counter[10]~143_combout\ : std_logic;
SIGNAL \wrData[10]~combout\ : std_logic;
SIGNAL \period[10]~regout\ : std_logic;
SIGNAL \counter[10]~regout\ : std_logic;
SIGNAL \duty[9]~regout\ : std_logic;
SIGNAL \duty[6]~regout\ : std_logic;
SIGNAL \counter[4]~137_combout\ : std_logic;
SIGNAL \wrData[4]~combout\ : std_logic;
SIGNAL \period[4]~regout\ : std_logic;
SIGNAL \counter[4]~regout\ : std_logic;
SIGNAL \duty[3]~regout\ : std_logic;
SIGNAL \duty[2]~regout\ : std_logic;
SIGNAL \wrData[1]~combout\ : std_logic;
SIGNAL \duty[1]~regout\ : std_logic;
SIGNAL \duty[0]~regout\ : std_logic;
SIGNAL \LessThan0~157_cout\ : std_logic;
SIGNAL \LessThan0~159_cout\ : std_logic;
SIGNAL \LessThan0~161_cout\ : std_logic;
SIGNAL \LessThan0~163_cout\ : std_logic;
SIGNAL \LessThan0~165_cout\ : std_logic;
SIGNAL \LessThan0~167_cout\ : std_logic;
SIGNAL \LessThan0~169_cout\ : std_logic;
SIGNAL \LessThan0~171_cout\ : std_logic;
SIGNAL \LessThan0~173_cout\ : std_logic;
SIGNAL \LessThan0~175_cout\ : std_logic;
SIGNAL \LessThan0~177_cout\ : std_logic;
SIGNAL \LessThan0~178_combout\ : std_logic;
SIGNAL \PwmOut~2_combout\ : std_logic;
SIGNAL \PwmOut~reg0_regout\ : std_logic;
COMPONENT cycloneii_lcell_comb
PORT (
	dataa : IN STD_LOGIC;
	datab : IN STD_LOGIC;
	datac : IN STD_LOGIC;
	datad : IN STD_LOGIC;
	cin : IN STD_LOGIC;
	combout : OUT STD_LOGIC;
	cout : OUT STD_LOGIC;
	modesel : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	pathsel : IN STD_LOGIC_VECTOR(7 DOWNTO 0));
END COMPONENT;

COMPONENT cycloneii_lcell_ff
PORT (
	clk : IN STD_LOGIC;
	datain : IN STD_LOGIC;
	sdata : IN STD_LOGIC;
	aclr : IN STD_LOGIC;
	sclr : IN STD_LOGIC;
	sload : IN STD_LOGIC;
	ena : IN STD_LOGIC;
	regout : OUT STD_LOGIC);
END COMPONENT;

COMPONENT cycloneii_io
PORT (
	datain : IN STD_LOGIC;
	oe : IN STD_LOGIC;
	outclk : IN STD_LOGIC;
	outclkena : IN STD_LOGIC;
	inclk : IN STD_LOGIC;
	inclkena : IN STD_LOGIC;
	areset : IN STD_LOGIC;
	sreset : IN STD_LOGIC;
	differentialin : IN STD_LOGIC;
	linkin : IN STD_LOGIC;
	combout : OUT STD_LOGIC;
	regout : OUT STD_LOGIC;
	differentialout : OUT STD_LOGIC;
	linkout : OUT STD_LOGIC;
	padio : INOUT STD_LOGIC;
	modesel : IN STD_LOGIC_VECTOR(25 DOWNTO 0));
END COMPONENT;

COMPONENT cycloneii_clkctrl
PORT (
	ena : IN STD_LOGIC;
	inclk : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	clkselect : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
	outclk : OUT STD_LOGIC;
	modesel : IN STD_LOGIC);
END COMPONENT;


COMPONENT INV
    PORT (
	IN1 : IN std_logic;
	Y :  OUT std_logic);
END COMPONENT;

COMPONENT AND1
    PORT (
	IN1 : IN std_logic;
	Y :  OUT std_logic);
END COMPONENT;
BEGIN

ww_clk <= clk;
ww_wr_en <= wr_en;
ww_addr <= addr;
ww_wrData <= wrData;
PwmOut <= ww_PwmOut;

gnd <= '0';
vcc <= '1';
GNDs <= (OTHERS => '0');
VCCs <= (OTHERS => '1');

\counter[1]~134_modesel\ <= "0111";
\counter[1]~134_pathsel\ <= "10111001";
\clk~I_modesel\ <= "00000000000000000000000001";
\clk~clkctrl_modesel\ <= '0';
\wrData[11]~I_modesel\ <= "00000000000000000000000001";
\wr_en~I_modesel\ <= "00000000000000000000000001";
\addr~I_modesel\ <= "00000000000000000000000001";
\duty[11]~411_modesel\ <= "1001";
\duty[11]~411_pathsel\ <= "00001100";
\counter[0]~133_modesel\ <= "1011";
\counter[0]~133_pathsel\ <= "01001010";
\wrData[0]~I_modesel\ <= "00000000000000000000000001";
\period[0]~feeder_modesel\ <= "1001";
\period[0]~feeder_pathsel\ <= "00001000";
\period[11]~404_modesel\ <= "1001";
\period[11]~404_pathsel\ <= "00001100";
\counter[8]~141_modesel\ <= "0111";
\counter[8]~141_pathsel\ <= "10111001";
\wrData[8]~I_modesel\ <= "00000000000000000000000001";
\period[8]~feeder_modesel\ <= "1001";
\period[8]~feeder_pathsel\ <= "00001000";
\counter[10]~143_modesel\ <= "0111";
\counter[10]~143_pathsel\ <= "11011010";
\counter[11]~132_modesel\ <= "0101";
\counter[11]~132_pathsel\ <= "00011000";
\Equal0~108_modesel\ <= "1001";
\Equal0~108_pathsel\ <= "00001111";
\counter[2]~135_modesel\ <= "0111";
\counter[2]~135_pathsel\ <= "10111001";
\wrData[2]~I_modesel\ <= "00000000000000000000000001";
\Equal0~110_modesel\ <= "1001";
\Equal0~110_pathsel\ <= "00001111";
\counter[6]~139_modesel\ <= "0111";
\counter[6]~139_pathsel\ <= "10111001";
\wrData[6]~I_modesel\ <= "00000000000000000000000001";
\period[6]~feeder_modesel\ <= "1001";
\period[6]~feeder_pathsel\ <= "00001000";
\Equal0~109_modesel\ <= "1001";
\Equal0~109_pathsel\ <= "00001111";
\Equal0~111_modesel\ <= "1001";
\Equal0~111_pathsel\ <= "00001110";
\counter[3]~136_modesel\ <= "0111";
\counter[3]~136_pathsel\ <= "11011010";
\wrData[3]~I_modesel\ <= "00000000000000000000000001";
\counter[4]~137_modesel\ <= "0111";
\counter[4]~137_pathsel\ <= "10111001";
\counter[5]~138_modesel\ <= "0111";
\counter[5]~138_pathsel\ <= "11011010";
\wrData[5]~I_modesel\ <= "00000000000000000000000001";
\period[5]~feeder_modesel\ <= "1001";
\period[5]~feeder_pathsel\ <= "00001000";
\counter[7]~140_modesel\ <= "0111";
\counter[7]~140_pathsel\ <= "11011010";
\wrData[7]~I_modesel\ <= "00000000000000000000000001";
\period[7]~feeder_modesel\ <= "1001";
\period[7]~feeder_pathsel\ <= "00001000";
\counter[9]~142_modesel\ <= "0111";
\counter[9]~142_pathsel\ <= "11011010";
\wrData[9]~I_modesel\ <= "00000000000000000000000001";
\period[9]~feeder_modesel\ <= "1001";
\period[9]~feeder_pathsel\ <= "00001000";
\wrData[10]~I_modesel\ <= "00000000000000000000000001";
\wrData[4]~I_modesel\ <= "00000000000000000000000001";
\wrData[1]~I_modesel\ <= "00000000000000000000000001";
\LessThan0~157_modesel\ <= "0110";
\LessThan0~157_pathsel\ <= "01100000";
\LessThan0~159_modesel\ <= "0110";
\LessThan0~159_pathsel\ <= "11100000";
\LessThan0~161_modesel\ <= "0110";
\LessThan0~161_pathsel\ <= "11100000";
\LessThan0~163_modesel\ <= "0110";
\LessThan0~163_pathsel\ <= "11100000";
\LessThan0~165_modesel\ <= "0110";
\LessThan0~165_pathsel\ <= "11100000";
\LessThan0~167_modesel\ <= "0110";
\LessThan0~167_pathsel\ <= "11100000";
\LessThan0~169_modesel\ <= "0110";
\LessThan0~169_pathsel\ <= "11100000";
\LessThan0~171_modesel\ <= "0110";
\LessThan0~171_pathsel\ <= "11100000";
\LessThan0~173_modesel\ <= "0110";
\LessThan0~173_pathsel\ <= "11100000";
\LessThan0~175_modesel\ <= "0110";
\LessThan0~175_pathsel\ <= "11100000";
\LessThan0~177_modesel\ <= "0110";
\LessThan0~177_pathsel\ <= "11100000";
\LessThan0~178_modesel\ <= "0101";
\LessThan0~178_pathsel\ <= "00011001";
\PwmOut~2_modesel\ <= "1001";
\PwmOut~2_pathsel\ <= "00001000";
\PwmOut~I_modesel\ <= "00000000000000000000000010";

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

-- atom is at LCFF_X25_Y8_N11
\counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \counter[1]~134_combout\,
	sdata => \period[1]~regout\,
	aclr => GND,
	sclr => GND,
	sload => \Equal0~111_combout\,
	ena => VCC,
	regout => \counter[1]~regout\);

-- atom is at LCCOMB_X25_Y8_N10
\counter[1]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[1]~134_combout\ = \counter[1]~regout\ & \counter[0]~144\ & VCC # !\counter[1]~regout\ & !\counter[0]~144\
-- \counter[1]~145\ = CARRY(!\counter[1]~regout\ & !\counter[0]~144\)

?? 快捷鍵說明

復制代碼 Ctrl + C
搜索代碼 Ctrl + F
全屏模式 F11
切換主題 Ctrl + Shift + D
顯示快捷鍵 ?
增大字號 Ctrl + =
減小字號 Ctrl + -
亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频
国产精品成人免费 | 久久国产夜色精品鲁鲁99| 99精品在线免费| 日韩美女视频一区| 在线欧美日韩国产| 亚洲123区在线观看| 在线播放欧美女士性生活| 日本在线不卡视频一二三区| 日韩一区二区高清| 韩国午夜理伦三级不卡影院| 久久久不卡网国产精品一区| 99久久精品国产网站| 亚洲精品国产无套在线观| 欧美视频在线一区二区三区 | 日韩丝袜情趣美女图片| 极品少妇xxxx精品少妇偷拍 | 成人av资源在线观看| 亚洲欧美激情插| 91精品一区二区三区久久久久久 | 亚洲欧美一区二区三区极速播放| 91免费视频网址| 偷拍自拍另类欧美| 精品国产一区a| 成人av电影在线| 日本 国产 欧美色综合| 国产三级欧美三级日产三级99| youjizz久久| 美女视频网站久久| 中文字幕 久热精品 视频在线| 欧美最猛黑人xxxxx猛交| 久久成人免费电影| 亚洲最大的成人av| 国产午夜精品一区二区三区四区 | 91精品国产综合久久精品图片| 国产真实精品久久二三区| 136国产福利精品导航| 欧美日韩国产不卡| 国产电影一区在线| 亚洲va欧美va人人爽午夜| 国产精品五月天| 日韩午夜精品视频| 在线国产亚洲欧美| 韩国欧美国产1区| 水蜜桃久久夜色精品一区的特点| 国产欧美日韩精品a在线观看| 欧美电影一区二区| 91免费看片在线观看| 国产伦精品一区二区三区免费| 香蕉成人啪国产精品视频综合网| 国产精品全国免费观看高清 | 在线观看视频一区二区欧美日韩| 精品午夜一区二区三区在线观看| 夜夜嗨av一区二区三区网页| 久久久久九九视频| 91精品国产综合久久福利| 99久久国产综合精品女不卡| 国产在线不卡一区| 免费xxxx性欧美18vr| 一区二区三区在线影院| 国产精品久久看| 国产日韩欧美一区二区三区乱码 | 久久综合九色综合欧美就去吻 | 欧美一区三区四区| 欧美中文字幕亚洲一区二区va在线 | 色综合夜色一区| 99热精品国产| 99久久99久久免费精品蜜臀| 福利电影一区二区三区| 国内不卡的二区三区中文字幕 | 久久一二三国产| 日韩欧美国产综合| 日韩欧美成人一区| 日韩欧美一卡二卡| 欧美成人一级视频| 91精品国产色综合久久不卡蜜臀| 欧美优质美女网站| 欧美性视频一区二区三区| 色婷婷久久综合| 欧美性感一类影片在线播放| 在线视频欧美区| 91久久线看在观草草青青| 91免费看`日韩一区二区| 91在线国内视频| 色婷婷精品大在线视频| 色婷婷国产精品综合在线观看| 一本久久a久久精品亚洲| 91啪在线观看| 欧美日韩精品一区二区天天拍小说| 欧美三级中文字| 69p69国产精品| www久久精品| 亚洲欧洲国产日本综合| 中文字幕一区二区三区在线观看| 综合av第一页| 亚洲已满18点击进入久久| 午夜精品一区二区三区电影天堂 | 韩国中文字幕2020精品| 国产精品资源在线观看| 粉嫩av一区二区三区在线播放 | 午夜电影网亚洲视频| 日韩成人午夜电影| 久久99久久久久久久久久久| 黑人巨大精品欧美黑白配亚洲| 成人h动漫精品一区二| 一本色道亚洲精品aⅴ| 欧美一区二区三区啪啪| 久久综合九色综合97婷婷| 国产精品美女久久福利网站| 一区二区三区日韩| 免费高清在线视频一区·| 国产福利精品一区| 欧美揉bbbbb揉bbbbb| 精品卡一卡二卡三卡四在线| 中日韩免费视频中文字幕| 亚洲午夜羞羞片| 韩国av一区二区三区在线观看| 成人精品鲁一区一区二区| 91福利区一区二区三区| 精品久久五月天| 亚洲摸摸操操av| 久久精品国产网站| 91丨porny丨首页| 精品少妇一区二区三区在线播放 | 制服丝袜中文字幕一区| 久久夜色精品一区| 亚洲午夜国产一区99re久久| 国产乱子轮精品视频| 欧美日韩aaaaaa| 久久精品一区二区三区av| 亚洲一区av在线| 国产99久久久久久免费看农村| 欧美三级电影一区| 国产精品无遮挡| 国产一区美女在线| 欧美视频在线观看一区二区| 日本一区二区三区国色天香| 婷婷丁香激情综合| 色激情天天射综合网| 国产婷婷色一区二区三区| 日韩高清一区在线| 色婷婷狠狠综合| 中日韩免费视频中文字幕| 久久成人麻豆午夜电影| 欧美久久久久久久久久 | 亚洲男人的天堂在线观看| 国产精品伊人色| 日韩无一区二区| 天天爽夜夜爽夜夜爽精品视频| 99免费精品视频| 久久久九九九九| 极品少妇xxxx精品少妇| 欧美日韩国产美| 一区二区三区中文免费| 99久久婷婷国产| 欧美经典一区二区三区| 国产美女娇喘av呻吟久久| 欧美刺激午夜性久久久久久久| 亚洲福利视频一区二区| 欧美午夜免费电影| 一区二区三区精品视频在线| 91在线云播放| 一区二区三区四区蜜桃| 91看片淫黄大片一级| 日本一区二区三区视频视频| 国产成人精品在线看| 久久久91精品国产一区二区精品 | 中文字幕在线一区| 国产精品一区久久久久| 亚洲精品一区二区三区99| 久久狠狠亚洲综合| 精品女同一区二区| 精品亚洲porn| 国产欧美精品一区二区色综合朱莉| 国产乱子伦视频一区二区三区| 欧美成人猛片aaaaaaa| 久久爱www久久做| 精品国产一区二区三区不卡| 国产精品自拍毛片| 国产精品系列在线| 一本大道久久a久久精品综合| 中文字幕一区二区三区乱码在线 | 午夜视黄欧洲亚洲| 欧美一级高清片在线观看| 蜜臀久久99精品久久久久久9| 日韩午夜在线影院| 国产精品18久久久久久久久 | 精品无码三级在线观看视频| 欧美刺激午夜性久久久久久久| 国模套图日韩精品一区二区 | 在线免费不卡视频| 日欧美一区二区| 久久影院午夜论| 91一区二区三区在线播放| 亚洲一区二区三区四区中文字幕| 欧美日韩精品久久久| 精品一区二区三区视频在线观看| 久久久久国产精品麻豆ai换脸| 99精品国产91久久久久久| 五月天国产精品| 久久免费的精品国产v∧|