?? ram1_waveforms.html
字號:
<html>
<head>
<title>Sample Waveforms for ram1.tdf </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file ram1.tdf </CENTER></h2>
<P>The following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design ram1.tdf. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( 1, 0, 1, 0, ...). The design ram1.tdf has one read/write port. The read/write port has 8192 words of 1 bits each. The output of the read/write port is registered by clock. </P>
<CENTER><img src=ram1_wave0.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 1 : Wave showing read operation. </CENTER></P>
<P><FONT size=3>The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until after the first rising edge of the read clock. </P>
<CENTER><img src=ram1_wave1.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 2 : Waveform showing write operation </CENTER></P>
<P><FONT size=3>The above waveform shows the behavior of the design under normal write conditions. The write cycle is assumed to be from the rising edge of the enabled clock in which wren is high till the rising edge of the next clock cycle. During a write cycle, the new data flows through to the output. Actual write into the RAM happens at the rising edge or falling edge of the write clock, depending on whether the RAM blocks are assigned to M-RAM or not. In the sample waveforms, they are shown to be on the falling edge of the write clock. </P>
<P></P>
</body>
</html>
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -