library verilog;use verilog.vl_types.all;entity scrambler is    port(        clk             : in     vl_logic;        seqIn           : in     vl_logic_vector(7 downto 0);        seqOut          : out    vl_logic_vector(7 downto 0);        en              : in     vl_logic    );end scrambler;