Release 8.1.03i - Bitgen I.27Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.Loading device for application Rf_Device from file '3s200.nph' in environment
D:\Xilinx.   "modulator" is an NCD, version 3.1, device xc3s200, package ft256, speed -4Opened constraints file modulator.pcf.Wed Jan 30 20:22:20 2008D:\Xilinx\bin\nt\bitgen.exe -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g ConfigRate:6 -g CclkPin:PullUp -g M0Pin:PullUp -g M1Pin:PullUp -g M2Pin:PullUp -g ProgPin:PullUp -g DonePin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g DCMShutdown:Disable -g DCIUpdateMode:AsRequired -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:No -g DriveDone:No modulator.ncd 
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 6**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| DCMShutdown          | Disable**            |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired**         |
+----------------------+----------------------+
| CclkPin              | Pullup**             |
+----------------------+----------------------+
| DonePin              | Pullup**             |
+----------------------+----------------------+
| HswapenPin           | Pullup*              |
+----------------------+----------------------+
| M0Pin                | Pullup**             |
+----------------------+----------------------+
| M1Pin                | Pullup**             |
+----------------------+----------------------+
| M2Pin                | Pullup**             |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| Match_cycle          | Auto*                |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActivateGclk         | No*                  |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| PartialMask0         | (Not Specified)*     |
+----------------------+----------------------+
| PartialMask1         | (Not Specified)*     |
+----------------------+----------------------+
| PartialMask2         | (Not Specified)*     |
+----------------------+----------------------+
| PartialGclk          | (Not Specified)*     |
+----------------------+----------------------+
| PartialLeft          | (Not Specified)*     |
+----------------------+----------------------+
| PartialRight         | (Not Specified)*     |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

Running DRC.WARNING:PhysDesignRules:367 - The signal <ex_opt0_IBUF> is incomplete. The
   signal does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <ex_opt1_IBUF> is incomplete. The
   signal does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <tp<0>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <tp<1>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <tp<2>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <tp<3>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <tp<4>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <ex_pms_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <tp<5>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <ex_opt_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <tp<6>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <tp<7>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <ex_ppt_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <ex_bds_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <ex_pm_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <sdo_IBUF> is incomplete. The signal
   does not drive any load pins in the design.WARNING:PhysDesignRules:367 - The signal <ex_clk_IBUF> is incomplete. The signal
   does not drive any load pins in the design.DRC detected 0 errors and 17 warnings.Creating bit map...Saving bit stream in "modulator.bit".Bitstream generation is complete.