?? 1_adder.vhd
字號:
entity bit_rtl_adder is
port (
in1 : bit_vector;
in2 : bit_vector;
cntl : bit;
pout : out bit_vector
);
end bit_rtl_adder;
architecture func of bit_rtl_adder is
begin
process(cntl)
begin
if (cntl = '1') then
pout <= in1+in2;
end if;
end process;
end func;
?? 快捷鍵說明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -