-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--sram[0][0] is sram[0][0] at LC_X6_Y1_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

sram[0][0]_lut_out = GND;
sram[0][0] = DFFEAS(sram[0][0]_lut_out, !GLOBAL(we), VCC, , A1L33, data_in[0], , , VCC);


--A1L30 is process1~0 at LC_X6_Y1_N0
--operation mode is normal

A1L30 = !cs & !oe;


--sram[0][1] is sram[0][1] at LC_X6_Y1_N7
--operation mode is normal

sram[0][1]_lut_out = data_in[1];
sram[0][1] = DFFEAS(sram[0][1]_lut_out, !GLOBAL(we), VCC, , A1L33, , , , );


--sram[0][2] is sram[0][2] at LC_X6_Y1_N1
--operation mode is normal

sram[0][2]_lut_out = data_in[2];
sram[0][2] = DFFEAS(sram[0][2]_lut_out, !GLOBAL(we), VCC, , A1L33, , , , );


--sram[0][3] is sram[0][3] at LC_X6_Y1_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

sram[0][3]_lut_out = GND;
sram[0][3] = DFFEAS(sram[0][3]_lut_out, !GLOBAL(we), VCC, , A1L33, data_in[3], , , VCC);


--sram[0][4] is sram[0][4] at LC_X6_Y1_N6
--operation mode is normal

sram[0][4]_lut_out = data_in[4];
sram[0][4] = DFFEAS(sram[0][4]_lut_out, !GLOBAL(we), VCC, , A1L33, , , , );


--sram[0][5] is sram[0][5] at LC_X6_Y1_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

sram[0][5]_lut_out = GND;
sram[0][5] = DFFEAS(sram[0][5]_lut_out, !GLOBAL(we), VCC, , A1L33, data_in[5], , , VCC);


--sram[0][6] is sram[0][6] at LC_X6_Y1_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

sram[0][6]_lut_out = GND;
sram[0][6] = DFFEAS(sram[0][6]_lut_out, !GLOBAL(we), VCC, , A1L33, data_in[6], , , VCC);


--sram[0][7] is sram[0][7] at LC_X6_Y1_N5
--operation mode is normal

sram[0][7]_lut_out = data_in[7];
sram[0][7] = DFFEAS(sram[0][7]_lut_out, !GLOBAL(we), VCC, , A1L33, , , , );


--A1L33 is sram[0][0]~45 at LC_X6_Y1_N2
--operation mode is normal

A1L33 = !we & (!cs & !adr[0]);


--adr[1] is adr[1] at PIN_126
--operation mode is input

adr[1] = INPUT();


--adr[2] is adr[2] at PIN_130
--operation mode is input

adr[2] = INPUT();


--adr[3] is adr[3] at PIN_31
--operation mode is input

adr[3] = INPUT();


--adr[4] is adr[4] at PIN_57
--operation mode is input

adr[4] = INPUT();


--adr[5] is adr[5] at PIN_67
--operation mode is input

adr[5] = INPUT();


--adr[6] is adr[6] at PIN_3
--operation mode is input

adr[6] = INPUT();


--adr[7] is adr[7] at PIN_106
--operation mode is input

adr[7] = INPUT();


--cs is cs at PIN_139
--operation mode is input

cs = INPUT();


--oe is oe at PIN_53
--operation mode is input

oe = INPUT();


--data_in[0] is data_in[0] at PIN_36
--operation mode is input

data_in[0] = INPUT();


--we is we at PIN_17
--operation mode is input

we = INPUT();


--adr[0] is adr[0] at PIN_32
--operation mode is input

adr[0] = INPUT();


--data_in[1] is data_in[1] at PIN_92
--operation mode is input

data_in[1] = INPUT();


--data_in[2] is data_in[2] at PIN_93
--operation mode is input

data_in[2] = INPUT();


--data_in[3] is data_in[3] at PIN_33
--operation mode is input

data_in[3] = INPUT();


--data_in[4] is data_in[4] at PIN_51
--operation mode is input

data_in[4] = INPUT();


--data_in[5] is data_in[5] at PIN_35
--operation mode is input

data_in[5] = INPUT();


--data_in[6] is data_in[6] at PIN_42
--operation mode is input

data_in[6] = INPUT();


--data_in[7] is data_in[7] at PIN_50
--operation mode is input

data_in[7] = INPUT();


--data_out[0] is data_out[0] at PIN_47
--operation mode is output

data_out[0]_tri_out = TRI(sram[0][0], A1L30);
data_out[0] = OUTPUT(data_out[0]_tri_out);


--data_out[1] is data_out[1] at PIN_48
--operation mode is output

data_out[1]_tri_out = TRI(sram[0][1], A1L30);
data_out[1] = OUTPUT(data_out[1]_tri_out);


--data_out[2] is data_out[2] at PIN_39
--operation mode is output

data_out[2]_tri_out = TRI(sram[0][2], A1L30);
data_out[2] = OUTPUT(data_out[2]_tri_out);


--data_out[3] is data_out[3] at PIN_38
--operation mode is output

data_out[3]_tri_out = TRI(sram[0][3], A1L30);
data_out[3] = OUTPUT(data_out[3]_tri_out);


--data_out[4] is data_out[4] at PIN_40
--operation mode is output

data_out[4]_tri_out = TRI(sram[0][4], A1L30);
data_out[4] = OUTPUT(data_out[4]_tri_out);


--data_out[5] is data_out[5] at PIN_37
--operation mode is output

data_out[5]_tri_out = TRI(sram[0][5], A1L30);
data_out[5] = OUTPUT(data_out[5]_tri_out);


--data_out[6] is data_out[6] at PIN_41
--operation mode is output

data_out[6]_tri_out = TRI(sram[0][6], A1L30);
data_out[6] = OUTPUT(data_out[6]_tri_out);


--data_out[7] is data_out[7] at PIN_49
--operation mode is output

data_out[7]_tri_out = TRI(sram[0][7], A1L30);
data_out[7] = OUTPUT(data_out[7]_tri_out);