?? mux_s4c.tdf
字號:
--lpm_mux CASCADE_CHAIN=MANUAL DEVICE_FAMILY=MAX7000B IGNORE_CASCADE_BUFFERS=OFF LPM_SIZE=4 LPM_WIDTH=1 LPM_WIDTHS=2 data result sel
--VERSION_BEGIN 4.0 cbx_lpm_mux 2003:10:21:14:09:22:SJ cbx_mgl 2004:01:13:14:00:54:SJ VERSION_END
-- Copyright (C) 1988-2004 Altera Corporation
-- Any megafunction design, and related netlist (encrypted or decrypted),
-- support information, device programming or simulation file, and any other
-- associated documentation or information provided by Altera or a partner
-- under Altera's Megafunction Partnership Program may be used only
-- to program PLD devices (but not masked PLD devices) from Altera. Any
-- other use of such megafunction design, netlist, support information,
-- device programming or simulation file, or any other related documentation
-- or information is prohibited for any other purpose, including, but not
-- limited to modification, reverse engineering, de-compiling, or use with
-- any other silicon devices, unless such use is explicitly licensed under
-- a separate agreement with Altera or a megafunction partner. Title to the
-- intellectual property, including patents, copyrights, trademarks, trade
-- secrets, or maskworks, embodied in any such megafunction design, netlist,
-- support information, device programming or simulation file, or any other
-- related documentation or information provided by Altera or a megafunction
-- partner, remains with Altera, the megafunction partner, or their respective
-- licensors. No other licenses, including any licenses needed under any third
-- party's intellectual property, are provided herein.
--synthesis_resources = lut 2
SUBDESIGN mux_s4c
(
data[3..0] : input;
result[0..0] : output;
sel[1..0] : input;
)
VARIABLE
result_node[0..0] : WIRE;
sel_node[1..0] : WIRE;
w_data4w[3..0] : WIRE;
w_result18w : WIRE;
w_result19w : WIRE;
w_result5w : WIRE;
BEGIN
result[] = result_node[];
result_node[] = ( w_result5w);
sel_node[] = ( sel[1..0]);
w_data4w[] = ( data[3..0]);
w_result18w = (((w_data4w[1..1] & sel_node[0..0]) & (! w_result19w)) # (w_result19w & (w_data4w[3..3] # (! sel_node[0..0]))));
w_result19w = (((w_data4w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data4w[2..2])));
w_result5w = w_result18w;
END;
--VALID FILE
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -