?? busis-optimized.trt
字號:
====================
Chip busis-Optimized
====================
Summary Information:
--------------------
Type: Optimized implementation
Source: busis, up to date
Status: 0 errors, 27 warnings, 0 messages
Export: exported after last optimization
Target Information:
-------------------
Vendor: Altera
Family: FLEX10K
Device: AUTO
Speed: FASTEST
Chip Parameters:
----------------
Optimize for: Speed
Optimization effort: High
Frequency: 50 MHz
Is module: No
Keep io pads: No
Number of flip-flops: 29
Number of latches: 27
Chip Design Hierarchy:
----------------------
busis: defined in G:\Documents and Settings\hejianbin\My Documents\vhdl\busis.vhd
Primitive reference count:
--------------------------
DFFE 29
INV 14
LATCH 27
LUT 53
TRIBUF 32
Clocks:
-------
Required Estimated
Period Rise Fall Freq Freq Signal
(ns) (ns) (ns) (MHz) (MHz)
...............................................................
20 0 10 50.00 -1.00 default
-1 -1 -1 -1000.00 38.02 wr
-1 -1 -1 -1000.00 100.00 cs
-1 -1 -1 -1000.00 100.00 N164
-1 -1 -1 -1000.00 100.00 N156
-1 -1 -1 -1000.00 100.00 rd
-1 -1 -1 -1000.00 100.00 N157
Timing Groups:
--------------
Name Description
............................................................
(I) Input ports
(O) Output ports
(RC,wr) Clocked by rising edge of wr
(LL,wr) Latched by low-value of wr
(HL,cs) Latched by high-value of cs
(LL,cs) Latched by low-value of cs
(LL,N164) Latched by low-value of N164
(LL,N156) Latched by low-value of N156
(HL,rd) Latched by high-value of rd
(LL,N157) Latched by low-value of N157
Timing Path Groups:
-------------------
Required Estimated
Delay Delay
From To (ns) (ns)
............................................................
(I) (O) 20.00 0.00
(I) (RC,wr) 20.00 22.60
(RC,wr) (O) 20.00 8.70
(RC,wr) (RC,wr) 20.00 26.30
(LL,wr) (RC,wr) 20.00 25.60
(HL,cs) (O) 10.00 8.50
(LL,cs) (RC,wr) 20.00 25.60
(LL,N164) (O) 20.00 8.50
(LL,N156) (O) 20.00 8.50
(HL,rd) (O) 10.00 8.50
(LL,N157) (O) 20.00 8.50
Input Port Timing:
------------------
Required Estimated
Port Delay Slack
Name (ns) (ns) To-Group
............................................................
reset n/a n/a (RC,wr)
rd n/a n/a (RC,wr)
wr -2.60 -2.60 (RC,wr)
cs -2.60 -2.60 (RC,wr)
a0 n/a n/a (RC,wr)
a1 n/a n/a (RC,wr)
pa7 n/a n/a (RC,wr)
pa7 n/a n/a (RC,wr)
pa7 20.00 11.30 (RC,wr)
pa7 20.00 11.30 (RC,wr)
pa6 n/a n/a (RC,wr)
pa6 n/a n/a (RC,wr)
pa6 20.00 11.30 (RC,wr)
pa6 20.00 11.30 (RC,wr)
pa5 n/a n/a (RC,wr)
pa5 n/a n/a (RC,wr)
pa5 20.00 11.30 (RC,wr)
pa5 20.00 11.30 (RC,wr)
pa4 n/a n/a (RC,wr)
pa4 n/a n/a (RC,wr)
pa4 20.00 11.30 (RC,wr)
pa4 20.00 11.30 (RC,wr)
pa3 n/a n/a (RC,wr)
pa3 n/a n/a (RC,wr)
pa3 20.00 11.30 (RC,wr)
pa3 20.00 11.30 (RC,wr)
pa2 n/a n/a (RC,wr)
pa2 n/a n/a (RC,wr)
pa2 20.00 11.30 (RC,wr)
pa2 20.00 11.30 (RC,wr)
pa1 n/a n/a (RC,wr)
pa1 n/a n/a (RC,wr)
pa1 20.00 11.30 (RC,wr)
pa1 20.00 11.30 (RC,wr)
pa0 n/a n/a (RC,wr)
pa0 n/a n/a (RC,wr)
pa0 20.00 11.30 (RC,wr)
pa0 20.00 11.30 (RC,wr)
pb7 n/a n/a (RC,wr)
pb7 n/a n/a (RC,wr)
pb7 20.00 11.30 (RC,wr)
pb7 20.00 11.30 (RC,wr)
pb6 n/a n/a (RC,wr)
pb6 n/a n/a (RC,wr)
pb6 20.00 11.30 (RC,wr)
pb6 20.00 11.30 (RC,wr)
pb5 n/a n/a (RC,wr)
pb5 n/a n/a (RC,wr)
pb5 20.00 11.30 (RC,wr)
pb5 20.00 11.30 (RC,wr)
pb4 n/a n/a (RC,wr)
pb4 n/a n/a (RC,wr)
pb4 20.00 11.30 (RC,wr)
pb4 20.00 11.30 (RC,wr)
pb3 n/a n/a (RC,wr)
pb3 n/a n/a (RC,wr)
pb3 20.00 11.30 (RC,wr)
pb3 20.00 11.30 (RC,wr)
pb2 n/a n/a (RC,wr)
pb2 n/a n/a (RC,wr)
pb2 20.00 11.30 (RC,wr)
pb2 20.00 11.30 (RC,wr)
pb1 n/a n/a (RC,wr)
pb1 n/a n/a (RC,wr)
pb1 20.00 11.30 (RC,wr)
pb1 20.00 11.30 (RC,wr)
pb0 n/a n/a (RC,wr)
pb0 n/a n/a (RC,wr)
pb0 20.00 11.30 (RC,wr)
pb0 20.00 11.30 (RC,wr)
pcl3 n/a n/a (RC,wr)
pcl3 n/a n/a (RC,wr)
pcl3 20.00 11.30 (RC,wr)
pcl3 20.00 11.30 (RC,wr)
pcl2 n/a n/a (RC,wr)
pcl2 n/a n/a (RC,wr)
pcl2 20.00 11.30 (RC,wr)
pcl2 20.00 11.30 (RC,wr)
pcl1 n/a n/a (RC,wr)
pcl1 n/a n/a (RC,wr)
pcl1 20.00 11.30 (RC,wr)
pcl1 20.00 11.30 (RC,wr)
pcl0 n/a n/a (RC,wr)
pcl0 n/a n/a (RC,wr)
pcl0 20.00 11.30 (RC,wr)
pcl0 20.00 11.30 (RC,wr)
pch3 n/a n/a (RC,wr)
pch3 n/a n/a (RC,wr)
pch3 20.00 11.30 (RC,wr)
pch3 20.00 11.30 (RC,wr)
pch2 n/a n/a (RC,wr)
pch2 n/a n/a (RC,wr)
pch2 20.00 11.30 (RC,wr)
pch2 20.00 11.30 (RC,wr)
pch1 n/a n/a (RC,wr)
pch1 n/a n/a (RC,wr)
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -