///////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2005-2007 Xilinx, Inc.
// This design is confidential and proprietary of Xilinx, All Rights Reserved.
///////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /   Vendor			: Xilinx
// \   \   \/    Version		: $Name: i+IP+131489 $
//  \   \        Application		: MIG
//  /   /        Filename		: ddr2_32Mx32_iobs_0.v
// /___/   /\    Date Last Modified	: $Date: 2007/09/21 15:23:18 $
// \   \  /  \   Date Created		: Mon May 2 2005
//  \___\/\___\
// Device	: Spartan-3/3A/3A-DSP
// Design Name	: DDR2 SDRAM
// Purpose	: This module has the instantiations infrastructure_ios, 
//		  data_path_iobs and controller_iobs modules
///////////////////////////////////////////////////////////////////////////////

`include "../rtl/ddr2_32Mx32_parameters_0.v"
`timescale 1ns/100ps

module ddr2_32Mx32_iobs_0
  (
   input                              clk,
   input                              clk90,
   input                              ddr_rasb_cntrl,
   input                              ddr_casb_cntrl,
   input                              ddr_web_cntrl,
   input                              ddr_cke_cntrl,
   input                              ddr_csb_cntrl,
   input                              ddr_odt_cntrl,
   input [(`ROW_ADDRESS-1):0]         ddr_address_cntrl,
   input [(`BANK_ADDRESS-1):0]        ddr_ba_cntrl,
   input                              rst_dqs_div_int,
   input                              dqs_reset,
   input                              dqs_enable,
   inout [((`DATA_STROBE_WIDTH)-1):0] ddr_dqs,
   inout [(`DATA_STROBE_WIDTH-1):0]   ddr_dqs_n,
   inout [(`DATA_WIDTH-1):0]          ddr_dq,
   input [(`DATA_WIDTH-1):0]          write_data_falling,
   input [(`DATA_WIDTH-1):0]          write_data_rising,
   input                              write_en_val,
   input [((`DATA_MASK_WIDTH)-1):0]   data_mask_f,
   input [((`DATA_MASK_WIDTH)-1):0]   data_mask_r,
   output [(`CLK_WIDTH-1):0]          ddr2_ck,
   output [(`CLK_WIDTH-1):0]          ddr2_ck_n,
   output                             ddr_rasb,
   output                             ddr_casb,
   output                             ddr_web,
   output [(`BANK_ADDRESS-1):0]       ddr_ba,
   output [(`ROW_ADDRESS-1):0]        ddr_address,
   output                             ddr_cke,
   output                             ddr_csb,
   output                             ddr_odt0,
   output                             rst_dqs_div,
   input                              rst_dqs_div_in,
   output                             rst_dqs_div_out,
   output [(`DATA_STROBE_WIDTH-1):0]  dqs_int_delay_in,
   output [((`DATA_MASK_WIDTH)-1):0]  ddr_dm,
   output [((`DATA_WIDTH)-1):0]       dq
   );



   ddr2_32Mx32_infrastructure_iobs_0 infrastructure_iobs0
     (
      .ddr2_ck   (ddr2_ck),
      .ddr2_ck_n (ddr2_ck_n),
      .clk0      (clk)
      );

   ddr2_32Mx32_controller_iobs_0 controller_iobs0
     (
      .clk0              (clk),
      .ddr_rasb_cntrl    (ddr_rasb_cntrl),
      .ddr_casb_cntrl    (ddr_casb_cntrl),
      .ddr_web_cntrl     (ddr_web_cntrl),
      .ddr_cke_cntrl     (ddr_cke_cntrl),
      .ddr_csb_cntrl     (ddr_csb_cntrl),
      .ddr_odt_cntrl     (ddr_odt_cntrl),
      .ddr_address_cntrl (ddr_address_cntrl),
      .ddr_ba_cntrl      (ddr_ba_cntrl),
      .rst_dqs_div_int   (rst_dqs_div_int),
      .ddr_rasb          (ddr_rasb),
      .ddr_casb          (ddr_casb),
      .ddr_web           (ddr_web),
      .ddr_ba            (ddr_ba),
      .ddr_address       (ddr_address),
      .ddr_cke           (ddr_cke),
      .ddr_csb           (ddr_csb),
      .ddr_odt0          (ddr_odt0),
      .rst_dqs_div       (rst_dqs_div),
      .rst_dqs_div_in    (rst_dqs_div_in),
      .rst_dqs_div_out   (rst_dqs_div_out)
      );


   ddr2_32Mx32_data_path_iobs_0 datapath_iobs0
     (
      .clk                (clk),
      .clk90              (clk90),
      .dqs_reset          (dqs_reset),
      .dqs_enable         (dqs_enable),
      .ddr_dqs            (ddr_dqs),
      .ddr_dqs_n          (ddr_dqs_n),
      .ddr_dq             (ddr_dq),
      .write_data_falling (write_data_falling),
      .write_data_rising  (write_data_rising),
      .write_en_val       (write_en_val),
      .data_mask_f        (data_mask_f),
      .data_mask_r        (data_mask_r),
      .dqs_int_delay_in   (dqs_int_delay_in),
      .ddr_dm             (ddr_dm) ,
      .ddr_dq_val         (dq)
      );


endmodule