library verilog;use verilog.vl_types.all;entity write_synchronizer is    port(        write_synch     : out    vl_logic;        write_to_FIFO   : in     vl_logic;        clock           : in     vl_logic;        reset           : in     vl_logic    );end write_synchronizer;