module D_flip_flop(clock,reset,D,Q); input clock,reset,D; output Q; reg Q; always@(posedge clock or negedge reset) begin     if(reset==0)     Q<=0;     else     Q<=D; endendmodule