?? frq.rpt
字號:
Project Information d:\我的文檔\zyl\37\s6\frq.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/27/2007 10:25:34
Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
frq EPF10K20TC144-4 4 10 0 0 0 % 164 14 %
User Pins: 4 10 0
Project Information d:\我的文檔\zyl\37\s6\frq.rpt
** PIN/LOCATION/CHIP ASSIGNMENTS **
Actual
User Assignments
Assignments (if different) Node Name
frq@23 clk
frq@26 disclk
frq@27 fsn
frq@90 led0
frq@91 led1
frq@92 led2
frq@95 led3
frq@96 led4
frq@97 led5
frq@98 led6
frq@7 reset
frq@20 sel0
frq@21 sel1
frq@22 sel2
Project Information d:\我的文檔\zyl\37\s6\frq.rpt
** FILE HIERARCHY **
|control:2|
|count10:3|
|count10:3|cnt10:U0|
|count10:3|cnt10:U0|lpm_add_sub:73|
|count10:3|cnt10:U0|lpm_add_sub:73|addcore:adder|
|count10:3|cnt10:U0|lpm_add_sub:73|altshift:result_ext_latency_ffs|
|count10:3|cnt10:U0|lpm_add_sub:73|altshift:carry_ext_latency_ffs|
|count10:3|cnt10:U0|lpm_add_sub:73|altshift:oflow_ext_latency_ffs|
|count10:3|cnt10:U1|
|count10:3|cnt10:U1|lpm_add_sub:73|
|count10:3|cnt10:U1|lpm_add_sub:73|addcore:adder|
|count10:3|cnt10:U1|lpm_add_sub:73|altshift:result_ext_latency_ffs|
|count10:3|cnt10:U1|lpm_add_sub:73|altshift:carry_ext_latency_ffs|
|count10:3|cnt10:U1|lpm_add_sub:73|altshift:oflow_ext_latency_ffs|
|count10:3|cnt10:U2|
|count10:3|cnt10:U2|lpm_add_sub:73|
|count10:3|cnt10:U2|lpm_add_sub:73|addcore:adder|
|count10:3|cnt10:U2|lpm_add_sub:73|altshift:result_ext_latency_ffs|
|count10:3|cnt10:U2|lpm_add_sub:73|altshift:carry_ext_latency_ffs|
|count10:3|cnt10:U2|lpm_add_sub:73|altshift:oflow_ext_latency_ffs|
|count10:3|cnt10:U3|
|count10:3|cnt10:U3|lpm_add_sub:73|
|count10:3|cnt10:U3|lpm_add_sub:73|addcore:adder|
|count10:3|cnt10:U3|lpm_add_sub:73|altshift:result_ext_latency_ffs|
|count10:3|cnt10:U3|lpm_add_sub:73|altshift:carry_ext_latency_ffs|
|count10:3|cnt10:U3|lpm_add_sub:73|altshift:oflow_ext_latency_ffs|
|count10:3|cnt10:U4|
|count10:3|cnt10:U4|lpm_add_sub:73|
|count10:3|cnt10:U4|lpm_add_sub:73|addcore:adder|
|count10:3|cnt10:U4|lpm_add_sub:73|altshift:result_ext_latency_ffs|
|count10:3|cnt10:U4|lpm_add_sub:73|altshift:carry_ext_latency_ffs|
|count10:3|cnt10:U4|lpm_add_sub:73|altshift:oflow_ext_latency_ffs|
|count10:3|cnt10:U5|
|count10:3|cnt10:U5|lpm_add_sub:73|
|count10:3|cnt10:U5|lpm_add_sub:73|addcore:adder|
|count10:3|cnt10:U5|lpm_add_sub:73|altshift:result_ext_latency_ffs|
|count10:3|cnt10:U5|lpm_add_sub:73|altshift:carry_ext_latency_ffs|
|count10:3|cnt10:U5|lpm_add_sub:73|altshift:oflow_ext_latency_ffs|
|count10:3|cnt10:U6|
|count10:3|cnt10:U6|lpm_add_sub:73|
|count10:3|cnt10:U6|lpm_add_sub:73|addcore:adder|
|count10:3|cnt10:U6|lpm_add_sub:73|altshift:result_ext_latency_ffs|
|count10:3|cnt10:U6|lpm_add_sub:73|altshift:carry_ext_latency_ffs|
|count10:3|cnt10:U6|lpm_add_sub:73|altshift:oflow_ext_latency_ffs|
|count10:3|cnt10:U7|
|count10:3|cnt10:U7|lpm_add_sub:73|
|count10:3|cnt10:U7|lpm_add_sub:73|addcore:adder|
|count10:3|cnt10:U7|lpm_add_sub:73|altshift:result_ext_latency_ffs|
|count10:3|cnt10:U7|lpm_add_sub:73|altshift:carry_ext_latency_ffs|
|count10:3|cnt10:U7|lpm_add_sub:73|altshift:oflow_ext_latency_ffs|
|display_8_led:4|
|display_8_led:4|lpm_add_sub:122|
|display_8_led:4|lpm_add_sub:122|addcore:adder|
|display_8_led:4|lpm_add_sub:122|altshift:result_ext_latency_ffs|
|display_8_led:4|lpm_add_sub:122|altshift:carry_ext_latency_ffs|
|display_8_led:4|lpm_add_sub:122|altshift:oflow_ext_latency_ffs|
|reg32b:5|
Device-Specific Information: d:\我的文檔\zyl\37\s6\frq.rpt
frq
***** Logic for device 'frq' compiled without errors.
Device: EPF10K20TC144-4
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
MultiVolt I/O = OFF
R R R R R R R R R R R R R R R R R R R R R R R R R R R
E E E E E E E E E E E E E E E E E E E E E E E E E E E
S S S S S S S S S S S S S S G G G G V S S S S S S S S S S S S S
E E E E E G E E E E V E E E E G E N N N N C E E E E E E E V E E E E E E
R R R R R N R R R R C R R R R N R D D D D C R R R R R R R C R R R R R R
V V V V V D V V V V C V V V V D V I I I I I V V V V V V V C V V V V V V
E E E E E I E E E E I E E E E I E N N N N N E E E E E E E I E E E E E E
D D D D D O D D D D O D D D D O D T T T T T D D D D D D D O D D D D D D
--------------------------------------------------------------------------_
/ 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110 |_
/ 143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109 |
#TCK | 1 108 | ^DATA0
^CONF_DONE | 2 107 | ^DCLK
^nCEO | 3 106 | ^nCE
#TDO | 4 105 | #TDI
VCCIO | 5 104 | GNDIO
VCCINT | 6 103 | GNDINT
reset | 7 102 | RESERVED
RESERVED | 8 101 | RESERVED
RESERVED | 9 100 | RESERVED
RESERVED | 10 99 | RESERVED
RESERVED | 11 98 | led6
RESERVED | 12 97 | led5
RESERVED | 13 96 | led4
RESERVED | 14 95 | led3
GNDIO | 15 94 | VCCIO
GNDINT | 16 93 | VCCINT
RESERVED | 17 92 | led2
RESERVED | 18 91 | led1
RESERVED | 19 EPF10K20TC144-4 90 | led0
sel0 | 20 89 | RESERVED
sel1 | 21 88 | RESERVED
sel2 | 22 87 | RESERVED
clk | 23 86 | RESERVED
VCCIO | 24 85 | GNDIO
VCCINT | 25 84 | GNDINT
disclk | 26 83 | RESERVED
fsn | 27 82 | RESERVED
RESERVED | 28 81 | RESERVED
RESERVED | 29 80 | RESERVED
RESERVED | 30 79 | RESERVED
RESERVED | 31 78 | RESERVED
RESERVED | 32 77 | ^MSEL0
RESERVED | 33 76 | ^MSEL1
#TMS | 34 75 | VCCINT
^nSTATUS | 35 74 | ^nCONFIG
RESERVED | 36 73 | RESERVED
| 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 _|
\ 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 |
\---------------------------------------------------------------------------
R R R G R R R R V R R R R G R V V G G G G G R R V R R R R G R R R R V R
E E E N E E E E C E E E E N E C C N N N N N E E C E E E E N E E E E C E
S S S D S S S S C S S S S D S C C D D D D D S S C S S S S D S S S S C S
E E E I E E E E I E E E E I E I I I I I I I E E I E E E E I E E E E I E
R R R O R R R R O R R R R O R N N N N N N N R R O R R R R O R R R R O R
V V V V V V V V V V V V T T T T T T T V V V V V V V V V V V
E E E E E E E E E E E E E E E E E E E E E E E
D D D D D D D D D D D D D D D D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: d:\我的文檔\zyl\37\s6\frq.rpt
frq
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
B4 4/ 8( 50%) 2/ 8( 25%) 2/ 8( 25%) 0/2 0/2 4/22( 18%)
B7 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 5/22( 22%)
B9 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 4/22( 18%)
B10 2/ 8( 25%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 4/22( 18%)
B13 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 3/22( 13%)
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -