library ieee;
use ieee.std_logic_1164.all;

entity control is
port(zuoduan,youduan:in std_logic;
                over:out std_logic);
end control;

architecture one of control is
begin
  over<=zuoduan or youduan;
end one;