-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L346Q is scl~reg0 at LC_X12_Y4_N2
--operation mode is normal

A1L346Q_lut_out = !phase0 & main_state.00 & (A1L346Q # phase2);
A1L346Q = DFFEAS(A1L346Q_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );


--A1L267Q is en[0]~reg0 at LC_X13_Y8_N7
--operation mode is normal

A1L267Q_lut_out = !A1L267Q;
A1L267Q = DFFEAS(A1L267Q_lut_out, GLOBAL(clk), GLOBAL(rst), , A1L333, , , , );


--A1L269Q is en[1]~reg0 at LC_X13_Y4_N3
--operation mode is normal

A1L269Q_lut_out = !A1L269Q;
A1L269Q = DFFEAS(A1L269Q_lut_out, GLOBAL(clk), GLOBAL(rst), , A1L333, , , , );


--writeData_reg[0] is writeData_reg[0] at LC_X11_Y6_N9
--operation mode is normal

writeData_reg[0]_lut_out = !data_in[0];
writeData_reg[0] = DFFEAS(writeData_reg[0]_lut_out, GLOBAL(clk), GLOBAL(rst), , !main_state.00, , , , );


--A1L361 is seg_data_buf[0]~518 at LC_X12_Y8_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[0]_qfbk = readData_reg[0];
A1L361 = A1L269Q & (readData_reg[0]_qfbk & A1L267Q) # !A1L269Q & !writeData_reg[0] & (!A1L267Q);

--readData_reg[0] is readData_reg[0] at LC_X12_Y8_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[0] = DFFEAS(A1L361, GLOBAL(clk), GLOBAL(rst), , A1L302, A1L351, , , VCC);


--A1L362 is seg_data_buf[1]~519 at LC_X12_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[1]_qfbk = readData_reg[1];
A1L362 = A1L269Q & (readData_reg[1]_qfbk & A1L267Q) # !A1L269Q & writeData_reg[1] & (!A1L267Q);

--readData_reg[1] is readData_reg[1] at LC_X12_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[1] = DFFEAS(A1L362, GLOBAL(clk), GLOBAL(rst), , A1L302, readData_reg[0], , , VCC);


--writeData_reg[2] is writeData_reg[2] at LC_X12_Y6_N1
--operation mode is normal

writeData_reg[2]_lut_out = !data_in[2];
writeData_reg[2] = DFFEAS(writeData_reg[2]_lut_out, GLOBAL(clk), GLOBAL(rst), , !main_state.00, , , , );


--A1L363 is seg_data_buf[2]~520 at LC_X12_Y8_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[2]_qfbk = readData_reg[2];
A1L363 = A1L269Q & (readData_reg[2]_qfbk & A1L267Q) # !A1L269Q & !writeData_reg[2] & (!A1L267Q);

--readData_reg[2] is readData_reg[2] at LC_X12_Y8_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[2] = DFFEAS(A1L363, GLOBAL(clk), GLOBAL(rst), , A1L302, readData_reg[1], , , VCC);


--writeData_reg[3] is writeData_reg[3] at LC_X11_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

writeData_reg[3]_lut_out = GND;
writeData_reg[3] = DFFEAS(writeData_reg[3]_lut_out, GLOBAL(clk), GLOBAL(rst), , !main_state.00, data_in[3], , , VCC);


--A1L364 is seg_data_buf[3]~521 at LC_X12_Y8_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[3]_qfbk = readData_reg[3];
A1L364 = A1L269Q & (readData_reg[3]_qfbk & A1L267Q) # !A1L269Q & writeData_reg[3] & (!A1L267Q);

--readData_reg[3] is readData_reg[3] at LC_X12_Y8_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[3] = DFFEAS(A1L364, GLOBAL(clk), GLOBAL(rst), , A1L302, readData_reg[2], , , VCC);


--A1L311 is reduce_or~2160 at LC_X12_Y8_N3
--operation mode is normal

A1L311 = A1L361 & (A1L364 # A1L362 $ A1L363) # !A1L361 & (A1L362 # A1L364 $ A1L363);


--readData_reg[6] is readData_reg[6] at LC_X12_Y8_N9
--operation mode is normal

readData_reg[6]_lut_out = readData_reg[5];
readData_reg[6] = DFFEAS(readData_reg[6]_lut_out, GLOBAL(clk), GLOBAL(rst), , A1L302, , , , );


--A1L312 is reduce_or~2161 at LC_X12_Y8_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[4]_qfbk = readData_reg[4];
A1L312 = !readData_reg[6] & !readData_reg[4]_qfbk # !A1L267Q # !A1L269Q;

--readData_reg[4] is readData_reg[4] at LC_X12_Y8_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[4] = DFFEAS(A1L312, GLOBAL(clk), GLOBAL(rst), , A1L302, readData_reg[3], , , VCC);


--readData_reg[5] is readData_reg[5] at LC_X12_Y8_N4
--operation mode is normal

readData_reg[5]_lut_out = readData_reg[4];
readData_reg[5] = DFFEAS(readData_reg[5]_lut_out, GLOBAL(clk), GLOBAL(rst), , A1L302, , , , );


--A1L313 is reduce_or~2162 at LC_X12_Y8_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[7]_qfbk = readData_reg[7];
A1L313 = !readData_reg[7]_qfbk & !readData_reg[5] # !A1L269Q # !A1L267Q;

--readData_reg[7] is readData_reg[7] at LC_X12_Y8_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

readData_reg[7] = DFFEAS(A1L313, GLOBAL(clk), GLOBAL(rst), , A1L302, readData_reg[6], , , VCC);


--A1L314 is reduce_or~2163 at LC_X12_Y9_N2
--operation mode is normal

A1L314 = A1L312 & A1L311 & A1L313;


--A1L315 is reduce_or~2164 at LC_X12_Y8_N1
--operation mode is normal

A1L315 = A1L362 & !A1L364 & (A1L361 # !A1L363) # !A1L362 & A1L361 & (A1L364 $ !A1L363);


--A1L316 is reduce_or~2165 at LC_X12_Y9_N4
--operation mode is normal

A1L316 = A1L315 # !A1L312 # !A1L313;


--A1L317 is reduce_or~2166 at LC_X12_Y10_N9
--operation mode is normal

A1L317 = A1L362 & (!A1L364 & A1L361) # !A1L362 & (A1L363 & !A1L364 # !A1L363 & (A1L361));


--A1L318 is reduce_or~2167 at LC_X12_Y10_N2
--operation mode is normal

A1L318 = A1L317 # !A1L312 # !A1L313;


--A1L319 is reduce_or~2168 at LC_X12_Y10_N5
--operation mode is normal

A1L319 = A1L361 & (A1L362 $ !A1L363) # !A1L361 & (A1L362 & !A1L363 & A1L364 # !A1L362 & A1L363 & !A1L364);


--A1L320 is reduce_or~2169 at LC_X12_Y10_N0
--operation mode is normal

A1L320 = A1L319 # !A1L312 # !A1L313;


--A1L321 is reduce_or~2170 at LC_X12_Y10_N6
--operation mode is normal

A1L321 = A1L363 & A1L364 & (A1L362 # !A1L361) # !A1L363 & A1L362 & !A1L364 & !A1L361;


--A1L322 is reduce_or~2171 at LC_X12_Y10_N3
--operation mode is normal

A1L322 = A1L321 # !A1L312 # !A1L313;


--A1L323 is reduce_or~2172 at LC_X12_Y10_N7
--operation mode is normal

A1L323 = A1L362 & (A1L361 & (A1L364) # !A1L361 & A1L363) # !A1L362 & A1L363 & (A1L364 $ A1L361);


--A1L324 is reduce_or~2173 at LC_X12_Y10_N8
--operation mode is normal

A1L324 = A1L323 # !A1L312 # !A1L313;


--A1L325 is reduce_or~2174 at LC_X12_Y10_N4
--operation mode is normal

A1L325 = A1L363 & !A1L362 & (A1L364 $ !A1L361) # !A1L363 & A1L361 & (A1L362 $ !A1L364);


--A1L326 is reduce_or~2175 at LC_X12_Y10_N1
--operation mode is normal

A1L326 = A1L325 # !A1L312 # !A1L313;


--phase0 is phase0 at LC_X10_Y4_N0
--operation mode is normal

phase0_lut_out = !clk_div[3] & A1L334 & A1L335 & !phase0;
phase0 = DFFEAS(phase0_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );


--phase2 is phase2 at LC_X10_Y4_N4
--operation mode is normal

phase2_lut_out = !clk_div[3] & A1L334 & A1L336 & !phase2;
phase2 = DFFEAS(phase2_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );


--main_state.00 is main_state.00 at LC_X10_Y8_N9
--operation mode is normal

main_state.00_lut_out = !A1L110 & !A1L2 & (!A1L8 # !A1L6);
main_state.00 = DFFEAS(main_state.00_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );


--cnt_scan[0] is cnt_scan[0] at LC_X13_Y4_N4
--operation mode is arithmetic

cnt_scan[0]_lut_out = !cnt_scan[0];
cnt_scan[0] = DFFEAS(cnt_scan[0]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L230 is cnt_scan[0]~85 at LC_X13_Y4_N4
--operation mode is arithmetic

A1L230 = CARRY(cnt_scan[0]);


--cnt_scan[1] is cnt_scan[1] at LC_X13_Y4_N5
--operation mode is arithmetic

cnt_scan[1]_carry_eqn = A1L230;
cnt_scan[1]_lut_out = cnt_scan[1] $ (cnt_scan[1]_carry_eqn);
cnt_scan[1] = DFFEAS(cnt_scan[1]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L232 is cnt_scan[1]~89 at LC_X13_Y4_N5
--operation mode is arithmetic

A1L232_cout_0 = !A1L230 # !cnt_scan[1];
A1L232 = CARRY(A1L232_cout_0);

--A1L233 is cnt_scan[1]~89COUT1_142 at LC_X13_Y4_N5
--operation mode is arithmetic

A1L233_cout_1 = !A1L230 # !cnt_scan[1];
A1L233 = CARRY(A1L233_cout_1);


--cnt_scan[2] is cnt_scan[2] at LC_X13_Y4_N6
--operation mode is arithmetic

cnt_scan[2]_carry_eqn = (!A1L230 & A1L232) # (A1L230 & A1L233);
cnt_scan[2]_lut_out = cnt_scan[2] $ (!cnt_scan[2]_carry_eqn);
cnt_scan[2] = DFFEAS(cnt_scan[2]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L235 is cnt_scan[2]~93 at LC_X13_Y4_N6
--operation mode is arithmetic

A1L235_cout_0 = cnt_scan[2] & (!A1L232);
A1L235 = CARRY(A1L235_cout_0);

--A1L236 is cnt_scan[2]~93COUT1_144 at LC_X13_Y4_N6
--operation mode is arithmetic

A1L236_cout_1 = cnt_scan[2] & (!A1L233);
A1L236 = CARRY(A1L236_cout_1);


--cnt_scan[3] is cnt_scan[3] at LC_X13_Y4_N7
--operation mode is arithmetic

cnt_scan[3]_carry_eqn = (!A1L230 & A1L235) # (A1L230 & A1L236);
cnt_scan[3]_lut_out = cnt_scan[3] $ cnt_scan[3]_carry_eqn;
cnt_scan[3] = DFFEAS(cnt_scan[3]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L238 is cnt_scan[3]~97 at LC_X13_Y4_N7
--operation mode is arithmetic

A1L238_cout_0 = !A1L235 # !cnt_scan[3];
A1L238 = CARRY(A1L238_cout_0);

--A1L239 is cnt_scan[3]~97COUT1_146 at LC_X13_Y4_N7
--operation mode is arithmetic

A1L239_cout_1 = !A1L236 # !cnt_scan[3];
A1L239 = CARRY(A1L239_cout_1);


--A1L330 is rtl~309 at LC_X13_Y4_N1
--operation mode is normal

A1L330 = cnt_scan[1] & cnt_scan[3] & cnt_scan[2] & cnt_scan[0];


--cnt_scan[4] is cnt_scan[4] at LC_X13_Y4_N8
--operation mode is arithmetic

cnt_scan[4]_carry_eqn = (!A1L230 & A1L238) # (A1L230 & A1L239);
cnt_scan[4]_lut_out = cnt_scan[4] $ (!cnt_scan[4]_carry_eqn);
cnt_scan[4] = DFFEAS(cnt_scan[4]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L241 is cnt_scan[4]~101 at LC_X13_Y4_N8
--operation mode is arithmetic

A1L241_cout_0 = cnt_scan[4] & (!A1L238);
A1L241 = CARRY(A1L241_cout_0);

--A1L242 is cnt_scan[4]~101COUT1_148 at LC_X13_Y4_N8
--operation mode is arithmetic

A1L242_cout_1 = cnt_scan[4] & (!A1L239);
A1L242 = CARRY(A1L242_cout_1);


--cnt_scan[5] is cnt_scan[5] at LC_X13_Y4_N9
--operation mode is arithmetic

cnt_scan[5]_carry_eqn = (!A1L230 & A1L241) # (A1L230 & A1L242);
cnt_scan[5]_lut_out = cnt_scan[5] $ cnt_scan[5]_carry_eqn;
cnt_scan[5] = DFFEAS(cnt_scan[5]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L244 is cnt_scan[5]~105 at LC_X13_Y4_N9
--operation mode is arithmetic

A1L244 = CARRY(!A1L242 # !cnt_scan[5]);


--cnt_scan[6] is cnt_scan[6] at LC_X14_Y4_N0
--operation mode is arithmetic

cnt_scan[6]_carry_eqn = A1L244;
cnt_scan[6]_lut_out = cnt_scan[6] $ !cnt_scan[6]_carry_eqn;
cnt_scan[6] = DFFEAS(cnt_scan[6]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L246 is cnt_scan[6]~109 at LC_X14_Y4_N0
--operation mode is arithmetic

A1L246_cout_0 = cnt_scan[6] & !A1L244;
A1L246 = CARRY(A1L246_cout_0);

--A1L247 is cnt_scan[6]~109COUT1_150 at LC_X14_Y4_N0
--operation mode is arithmetic

A1L247_cout_1 = cnt_scan[6] & !A1L244;
A1L247 = CARRY(A1L247_cout_1);


--cnt_scan[7] is cnt_scan[7] at LC_X14_Y4_N1
--operation mode is arithmetic

cnt_scan[7]_carry_eqn = (!A1L244 & A1L246) # (A1L244 & A1L247);
cnt_scan[7]_lut_out = cnt_scan[7] $ cnt_scan[7]_carry_eqn;
cnt_scan[7] = DFFEAS(cnt_scan[7]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L249 is cnt_scan[7]~113 at LC_X14_Y4_N1
--operation mode is arithmetic

A1L249_cout_0 = !A1L246 # !cnt_scan[7];
A1L249 = CARRY(A1L249_cout_0);

--A1L250 is cnt_scan[7]~113COUT1_152 at LC_X14_Y4_N1
--operation mode is arithmetic

A1L250_cout_1 = !A1L247 # !cnt_scan[7];
A1L250 = CARRY(A1L250_cout_1);


--A1L331 is rtl~310 at LC_X13_Y4_N0
--operation mode is normal

A1L331 = cnt_scan[7] & cnt_scan[5] & cnt_scan[6] & cnt_scan[4];


--cnt_scan[8] is cnt_scan[8] at LC_X14_Y4_N2
--operation mode is arithmetic

cnt_scan[8]_carry_eqn = (!A1L244 & A1L249) # (A1L244 & A1L250);
cnt_scan[8]_lut_out = cnt_scan[8] $ !cnt_scan[8]_carry_eqn;
cnt_scan[8] = DFFEAS(cnt_scan[8]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L252 is cnt_scan[8]~117 at LC_X14_Y4_N2
--operation mode is arithmetic

A1L252_cout_0 = cnt_scan[8] & !A1L249;
A1L252 = CARRY(A1L252_cout_0);

--A1L253 is cnt_scan[8]~117COUT1_154 at LC_X14_Y4_N2
--operation mode is arithmetic

A1L253_cout_1 = cnt_scan[8] & !A1L250;
A1L253 = CARRY(A1L253_cout_1);


--cnt_scan[9] is cnt_scan[9] at LC_X14_Y4_N3
--operation mode is arithmetic

cnt_scan[9]_carry_eqn = (!A1L244 & A1L252) # (A1L244 & A1L253);
cnt_scan[9]_lut_out = cnt_scan[9] $ (cnt_scan[9]_carry_eqn);
cnt_scan[9] = DFFEAS(cnt_scan[9]_lut_out, GLOBAL(clk), GLOBAL(rst), , , , , , );

--A1L255 is cnt_scan[9]~121 at LC_X14_Y4_N3
--operation mode is arithmetic

A1L255_cout_0 = !A1L252 # !cnt_scan[9];
A1L255 = CARRY(A1L255_cout_0);

--A1L256 is cnt_scan[9]~121COUT1_156 at LC_X14_Y4_N3
--operation mode is arithmetic

A1L256_cout_1 = !A1L253 # !cnt_scan[9];
A1L256 = CARRY(A1L256_cout_1);


--cnt_scan[10] is cnt_scan[10] at LC_X14_Y4_N4
--operation mode is arithmetic

cnt_scan[10]_carry_eqn = (!A1L244 & A1L255) # (A1L244 & A1L256);