亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

? 歡迎來到蟲蟲下載站! | ?? 資源下載 ?? 資源專輯 ?? 關于我們
? 蟲蟲下載站

?? inout.rpt

?? 簡單的CPU設計數字系統實驗
?? RPT
?? 第 1 頁 / 共 2 頁
字號:
Project Information                d:\maxplus2\cpu_design\cpu_module\inout.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 09/21/2007 22:13:22

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


Untitled


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

inout     EPF10K10LC84-3   4      3      0    0         0  %    4        0  %

User Pins:                 4      3      0  



Project Information                d:\maxplus2\cpu_design\cpu_module\inout.rpt

** STATE MACHINE ASSIGNMENTS **


ss: MACHINE
        OF BITS (
           ss~1
        )
        WITH STATES (
                              S0 = B"0", 
                              S1 = B"1"
);



Device-Specific Information:       d:\maxplus2\cpu_design\cpu_module\inout.rpt
inout

***** Logic for device 'inout' compiled without errors.




Device: EPF10K10LC84-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                         ^     
                                                                         C     
                R  R  R  R  R  R  R     R           R     R  R  R  R     O     
                E  E  E  E  E  E  E     E           E     E  E  E  E     N     
                S  S  S  S  S  S  S  V  S        G  S  G  S  S  S  S     F     
                E  E  E  E  E  E  E  C  E        N  E  N  E  E  E  E     _  ^  
                R  R  R  R  R  R  R  C  R        D  R  D  R  R  R  R  #  D  n  
                V  V  V  V  V  V  V  I  V  d  c  I  V  I  V  V  V  V  T  O  C  
                E  E  E  E  E  E  E  N  E  r  l  N  E  N  E  E  E  E  C  N  E  
                D  D  D  D  D  D  D  T  D  0  k  T  D  T  D  D  D  D  K  E  O  
              -----------------------------------------------------------------_ 
            /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
    ^DATA0 | 12                                                              74 | #TDO 
     ^DCLK | 13                                                              73 | out 
      ^nCE | 14                                                              72 | in 
      #TDI | 15                                                              71 | halt 
  RESERVED | 16                                                              70 | RESERVED 
  RESERVED | 17                                                              69 | RESERVED 
  RESERVED | 18                                                              68 | GNDINT 
  RESERVED | 19                                                              67 | RESERVED 
    VCCINT | 20                                                              66 | RESERVED 
  RESERVED | 21                                                              65 | RESERVED 
  RESERVED | 22                        EPF10K10LC84-3                        64 | RESERVED 
  RESERVED | 23                                                              63 | VCCINT 
  RESERVED | 24                                                              62 | RESERVED 
  RESERVED | 25                                                              61 | RESERVED 
    GNDINT | 26                                                              60 | RESERVED 
  RESERVED | 27                                                              59 | RESERVED 
  RESERVED | 28                                                              58 | RESERVED 
  RESERVED | 29                                                              57 | #TMS 
  RESERVED | 30                                                              56 | #TRST 
    ^MSEL0 | 31                                                              55 | ^nSTATUS 
    ^MSEL1 | 32                                                              54 | RESERVED 
           |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
             ------------------------------------------------------------------ 
                V  ^  R  R  R  R  R  V  G  d  G  e  V  G  R  R  R  R  R  R  R  
                C  n  E  E  E  E  E  C  N  r  N  n  C  N  E  E  E  E  E  E  E  
                C  C  S  S  S  S  S  C  D  1  D  a  C  D  S  S  S  S  S  S  S  
                I  O  E  E  E  E  E  I  I     I  b  I  I  E  E  E  E  E  E  E  
                N  N  R  R  R  R  R  N  N     N  l  N  N  R  R  R  R  R  R  R  
                T  F  V  V  V  V  V  T  T     T  e  T  T  V  V  V  V  V  V  V  
                   I  E  E  E  E  E                       E  E  E  E  E  E  E  
                   G  D  D  D  D  D                       D  D  D  D  D  D  D  
                                                                               
                                                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:       d:\maxplus2\cpu_design\cpu_module\inout.rpt
inout

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A17      4/ 8( 50%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       3/22( 13%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 4/6      ( 66%)
Total I/O pins used:                             3/53     (  5%)
Total logic cells used:                          4/576    (  0%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.25/4    ( 81%)
Total fan-in:                                  13/2304    (  0%)

Total input pins required:                       4
Total input I/O cell registers required:         0
Total output pins required:                      3
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                      4
Total flipflops required:                        1
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         0/ 576   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   4   0   0   0   0   0   0   0      4/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   4   0   0   0   0   0   0   0      4/0  



Device-Specific Information:       d:\maxplus2\cpu_design\cpu_module\inout.rpt
inout

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   1      -     -    -    --      INPUT  G             0    0    0    0  clk
   2      -     -    -    --      INPUT                0    0    0    3  dr0
  42      -     -    -    --      INPUT                0    0    0    3  dr1
  44      -     -    -    --      INPUT                0    0    0    3  enable


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:       d:\maxplus2\cpu_design\cpu_module\inout.rpt
inout

** OUTPUTS **

?? 快捷鍵說明

復制代碼 Ctrl + C
搜索代碼 Ctrl + F
全屏模式 F11
切換主題 Ctrl + Shift + D
顯示快捷鍵 ?
增大字號 Ctrl + =
減小字號 Ctrl + -
亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频
欧美日韩国产小视频在线观看| 欧美自拍丝袜亚洲| 欧美一区二区免费视频| 亚洲特黄一级片| 美日韩一区二区| 精品婷婷伊人一区三区三| 亚洲国产精品一区二区www在线| 国产精品99久久久久久宅男| 久久久久国产精品人| 国产一区视频在线看| 精品成人佐山爱一区二区| 麻豆国产欧美一区二区三区| 综合色中文字幕| 久久欧美中文字幕| 3d成人h动漫网站入口| 精品一区二区在线视频| 久久久亚洲国产美女国产盗摄 | 欧美三级在线播放| 成人激情综合网站| 亚洲精品国久久99热| 91毛片在线观看| 一区二区三区自拍| 欧美一区二区在线免费观看| 色综合久久综合中文综合网| 一区二区三区影院| 中文字幕在线不卡| 欧美午夜免费电影| 老司机午夜精品| 日韩理论片一区二区| 精品日产卡一卡二卡麻豆| 成人免费视频免费观看| 亚洲国产一二三| 亚洲精品中文在线观看| 中文字幕一区二区三区在线播放| 国产亚洲美州欧州综合国| 91蜜桃视频在线| av一区二区三区四区| 性欧美大战久久久久久久久| 欧美精品一区二区三区蜜臀| 欧美成人在线直播| 日韩精品中文字幕在线一区| 91香蕉视频在线| 91在线丨porny丨国产| 久久草av在线| 精品亚洲aⅴ乱码一区二区三区| 蜜臀av亚洲一区中文字幕| 蜜臀av一区二区在线免费观看| 秋霞午夜av一区二区三区| 中文字幕国产一区| 7777精品伊人久久久大香线蕉完整版 | 无吗不卡中文字幕| 国产日产欧产精品推荐色| 欧美日韩在线播放一区| 欧美影院午夜播放| 欧美日韩国产高清一区二区| 欧美二区在线观看| 欧美性猛交xxxx乱大交退制版| 欧美亚日韩国产aⅴ精品中极品| 欧美影片第一页| 日韩欧美一区电影| 久久久久久97三级| 中文字幕制服丝袜成人av | 亚洲色图在线播放| 亚洲精品国久久99热| 日韩专区中文字幕一区二区| 亚洲激情图片小说视频| 亚洲成国产人片在线观看| 免费人成精品欧美精品| 国产精品一区二区久久精品爱涩| 国产suv精品一区二区三区| 日本va欧美va瓶| 国产一区二区三区免费在线观看 | 国产一区二区三区免费播放| 国产91精品露脸国语对白| 欧美亚洲国产怡红院影院| 日韩一级完整毛片| 欧美一区二区三区色| 久久久久一区二区三区四区| 亚洲精品国产精华液| 美女视频网站黄色亚洲| 成人国产在线观看| 日韩一区二区在线观看视频播放| 国产精品的网站| 久色婷婷小香蕉久久| 99久久综合国产精品| 欧美一区二区美女| 国产精品久久久久久久久动漫| 香蕉久久夜色精品国产使用方法 | 韩国欧美国产一区| 欧美a级理论片| 成人av网址在线观看| 欧美一二三四区在线| 亚洲精品国产精品乱码不99| 精品伊人久久久久7777人| 91美女福利视频| 国产欧美一二三区| 日本色综合中文字幕| 久久成人精品无人区| 欧美在线观看一二区| 久久精品一区二区三区av| 午夜久久久影院| 91亚洲精华国产精华精华液| 久久久www成人免费毛片麻豆| 亚洲午夜免费视频| 99这里只有精品| 久久婷婷一区二区三区| 国产精品丝袜一区| 亚洲欧美另类综合偷拍| 亚洲国产视频直播| eeuss鲁片一区二区三区在线观看| 日韩一区二区三区四区五区六区| 一区二区三区视频在线观看| 成人午夜激情在线| 精品福利在线导航| 老司机午夜精品| 欧美精品xxxxbbbb| 亚洲一区二区在线视频| 日本一区中文字幕| 欧美色图片你懂的| 亚洲人成在线观看一区二区| 国产成人综合网| 在线一区二区三区四区| 777午夜精品视频在线播放| 亚洲乱码精品一二三四区日韩在线 | 婷婷丁香久久五月婷婷| 91高清视频在线| 日韩毛片精品高清免费| 成人免费高清在线观看| 2023国产精品| 激情综合一区二区三区| 日韩女优电影在线观看| 青青草国产成人av片免费| 欧美日韩国产片| 日韩和欧美一区二区| 欧美日韩亚洲国产综合| 亚洲已满18点击进入久久| 欧美在线一区二区| 亚洲国产成人av网| 欧美日韩中文国产| 免费久久精品视频| 精品国产乱码久久| 国产福利一区二区三区视频在线| 国产亚洲人成网站| 播五月开心婷婷综合| 亚洲三级在线免费观看| 色婷婷av一区二区| 亚洲国产综合在线| 欧美一区二区在线视频| 老司机午夜精品| 久久精品一二三| av日韩在线网站| 亚洲精选视频在线| 欧美日韩国产综合视频在线观看| 免费久久99精品国产| 精品国一区二区三区| 国产精品一区二区久久精品爱涩 | 精品一区二区精品| 国产日韩欧美一区二区三区乱码| 成人高清视频在线观看| 亚洲国产欧美日韩另类综合| 制服丝袜中文字幕亚洲| 韩国女主播成人在线观看| 中文乱码免费一区二区| 欧美综合色免费| 久久国产成人午夜av影院| 国产精品美女久久久久久久久| 日本欧美肥老太交大片| 日韩欧美一区二区免费| 风流少妇一区二区| 亚洲欧美日韩国产成人精品影院 | 国产精品资源网站| 日韩免费看的电影| 成人午夜大片免费观看| 老司机午夜精品| 亚洲电影一级片| 亚洲欧洲三级电影| 亚洲精品在线网站| 欧美一区二区成人6969| 欧美在线不卡一区| 波多野结衣在线一区| 九一久久久久久| 天堂va蜜桃一区二区三区漫画版| 自拍偷拍亚洲综合| 国产亚洲欧美日韩俺去了| 日韩精品一区二区三区在线观看| 欧美日韩免费电影| 色综合色狠狠天天综合色| 成人免费av网站| 国产伦精一区二区三区| 精品一区二区三区免费毛片爱| 亚洲大片在线观看| 一区二区三区在线高清| 亚洲人成网站在线| 国产精品毛片大码女人| 久久久精品国产免大香伊| 日韩你懂的电影在线观看| 欧美一区二区女人| 制服丝袜亚洲精品中文字幕| 欧美精选午夜久久久乱码6080| 在线观看日韩国产|