?? jfqs_multiplier.map.qmsg
字號:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" { } { } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 23:22:36 2008 " "Info: Processing started: Fri Jun 20 23:22:36 2008" { } { } 0} } { } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jfqs_multiplier -c jfqs_multiplier --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jfqs_multiplier -c jfqs_multiplier --generate_functional_sim_netlist" { } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-answer1 " "Info: Found design unit 1: add1-answer1" { } { { "add1.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/add1.vhd" 13 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Info: Found entity 1: add1" { } { { "add1.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/add1.vhd" 5 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_mode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_mode-answer2 " "Info: Found design unit 1: and_mode-answer2" { } { { "and_mode.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/and_mode.vhd" 14 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 and_mode " "Info: Found entity 1: and_mode" { } { { "and_mode.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/and_mode.vhd" 5 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_zero.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file low_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 low_zero-answer3 " "Info: Found design unit 1: low_zero-answer3" { } { { "low_zero.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/low_zero.vhd" 12 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 low_zero " "Info: Found entity 1: low_zero" { } { { "low_zero.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/low_zero.vhd" 5 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_zero.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file high_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 high_zero-answer4 " "Info: Found design unit 1: high_zero-answer4" { } { { "high_zero.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/high_zero.vhd" 12 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 high_zero " "Info: Found entity 1: high_zero" { } { { "high_zero.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/high_zero.vhd" 5 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add2-answer5 " "Info: Found design unit 1: add2-answer5" { } { { "add2.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/add2.vhd" 13 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Info: Found entity 1: add2" { } { { "add2.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/add2.vhd" 5 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jfqs_multiplier.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jfqs_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jfqs_multiplier-answer " "Info: Found design unit 1: jfqs_multiplier-answer" { } { { "jfqs_multiplier.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/jfqs_multiplier.vhd" 15 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 jfqs_multiplier " "Info: Found entity 1: jfqs_multiplier" { } { { "jfqs_multiplier.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/jfqs_multiplier.vhd" 5 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "jfqs_multiplier " "Info: Elaborating entity \"jfqs_multiplier\" for the top level hierarchy" { } { } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_mode and_mode:U0 " "Info: Elaborating entity \"and_mode\" for hierarchy \"and_mode:U0\"" { } { { "jfqs_multiplier.vhd" "U0" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/jfqs_multiplier.vhd" 78 -1 0 } } } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low_zero low_zero:U8 " "Info: Elaborating entity \"low_zero\" for hierarchy \"low_zero:U8\"" { } { { "jfqs_multiplier.vhd" "U8" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/jfqs_multiplier.vhd" 144 -1 0 } } } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_zero high_zero:U9 " "Info: Elaborating entity \"high_zero\" for hierarchy \"high_zero:U9\"" { } { { "jfqs_multiplier.vhd" "U9" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/jfqs_multiplier.vhd" 150 -1 0 } } } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 add1:U10 " "Info: Elaborating entity \"add1\" for hierarchy \"add1:U10\"" { } { { "jfqs_multiplier.vhd" "U10" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/jfqs_multiplier.vhd" 156 -1 0 } } } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l1 add1.vhd(22) " "Warning: VHDL Process Statement warning at add1.vhd(22): signal \"l1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" { } { { "add1.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/add1.vhd" 22 0 0 } } } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l2 add1.vhd(22) " "Warning: VHDL Process Statement warning at add1.vhd(22): signal \"l2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" { } { { "add1.vhd" "" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/add1.vhd" 22 0 0 } } } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 add2:U20 " "Info: Elaborating entity \"add2\" for hierarchy \"add2:U20\"" { } { { "jfqs_multiplier.vhd" "U20" { Text "C:/altera/quartus50/myq2projects/jfqs_multiplier/jfqs_multiplier.vhd" 236 -1 0 } } } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" { } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" { } { { "addcore.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/addcore.tdf" 73 1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" { } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" { } { { "altshift.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altshift.tdf" 28 1 0 } } } 0} } { } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 23:22:40 2008 " "Info: Processing ended: Fri Jun 20 23:22:40 2008" { } { } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" { } { } 0} } { } 0}
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -